- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄224103 > K5A3240YT (SAMSUNG SEMICONDUCTOR CO. LTD.) Multi-Chip Package MEMORY 32M Bit (4Mx8/2Mx16) Dual Bank NOR Flash Memory / 4M(512Kx8/256Kx16) Full CMOS SRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | K5A3240YT |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | Multi-Chip Package MEMORY 32M Bit (4Mx8/2Mx16) Dual Bank NOR Flash Memory / 4M(512Kx8/256Kx16) Full CMOS SRAM |
| 中文描述： | 多芯片封裝存儲(chǔ)器32兆位（4Mx8/2Mx16）雙銀行NOR閃存/分（512Kx8/256Kx16）全CMOS SRAM的 |
| 文件頁數(shù)： | 44/45頁 |
| 文件大小： | 867K |
| 代理商： | K5A3240YT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當(dāng)前第44頁第45頁
MCP MEMORY
K5A3x40YT(B)C
Revision 0.0
November 2002
- 8 -
Preliminary
Flash MEMORY COMMAND DEFINITIONS
Flash memory operates by selecting and executing its operational modes. Each operational mode has its own command set. In order
to select a certain mode, a proper command with specific address and data sequences must be written into the command register.
Writing incorrect information which include address and data or writing an improper command will reset the device to the read mode.
The defined valid register command sequences are stated in Table 5. Note that Erase Suspend (B0H) and Erase Resume (30H)
commands are valid only while the Block Erase Operation is in progress.
Table 5. Command Sequences
Command Sequence
Cycle
1st Cycle
2nd Cycle
3rd Cycle
4th Cycle
5th Cycle
6th Cycle
Word
Byte
Word
Byte
Word
Byte
Word
Byte
Word
Byte
Word
Byte
Read
Addr
1
RA
Data
RD
Reset
Addr
1
XXXH
Data
F0H
Autoselect
Manufacturer
ID (2,3)
Addr
4
555H
AAAH
2AAH
555H
DA/
555H
DA/
AAAH
DA/
X00H
DA/
X00H
Data
AAH
55H
90H
ECH
Autoselect
Device Code
(2,3)
Addr
4
555H
AAAH
2AAH
555H
DA/
555H
DA/
AAAH
DA/
X01H
DA/
X02H
Data
AAH
55H
90H
(See Table 6)
Autoselect
Block Group
Protect Verify
(2,3)
Addr
4
555H
AAAH
2AAH
555H
DA/
555H
DA/
AAAH
BA /
X02H
BA/
X04H
Data
AAH
55H
90H
(See Table 6)
Auto Select
Secode Block
Factory Protect
Verify (2,3)
Addr
4
555H
AAAH
2AAH
555H
DA/
555H
DA/
AAAH
DA /
X03H
DA/
X06H
Data
AAH
55H
90H
(See Table 6)
Enter Secode
Block Region
Addr
3
555H
AAAH
2AAH
555H
AAAH
Data
AAH
55H
88H
Exit
Secode
Block
Region
Addr
4
555H
AAAH
2AAH
555H
AAAH
XXXH
Data
AAH
55H
90H
00H
Program
Addr
4
555H
AAAH
2AAH
555H
AAAH
PA
Data
AAH
55H
A0H
PD
Unlock Bypass
Addr
3
555H
AAAH
2AAH
555H
AAAH
Data
AAH
55H
20H
Unlock Bypass
Program
Addr
2
XXXH
PA
Data
A0H
PD
Unlock Bypass
Reset
Addr
2
XXXH
Data
90H
00H
Chip Erase
Addr
6
555H
AAAH
2AAH
555H
AAAH
555H
AAAH
2AAH
555H
AAAH
Data
AAH
55H
80H
AAH
55H
10H
Block Erase
Addr
6
555H
AAAH
2AAH
555H
AAAH
555H
AAAH
2AAH
555H
BA
Data
AAH
55H
80H
AAH
55H
30H
Block Erase
Suspend (4, 5)
Addr
1
XXXH
Data
B0H
Block Erase
Resume
Addr
1
XXXH
Data
30H
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K6R1004C1C | 256Kx4 Bit (with OE) High-Speed CMOS Static RAM(5.0V Operating). |
| K6R1004C1C-I | 256Kx4 Bit (with OE) High-Speed CMOS Static RAM(5.0V Operating). |
| K6R1004C1C-I10 | 256Kx4 Bit (with OE) High-Speed CMOS Static RAM(5.0V Operating). |
| K6R1004C1C-I12 | 256Kx4 Bit (with OE) High-Speed CMOS Static RAM(5.0V Operating). |
| K6R1004C1C-I15 | 256Kx4 Bit (with OE) High-Speed CMOS Static RAM(5.0V Operating). |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K5A3240YTC-T755 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:Multi-Chip Package MEMORY 32M Bit (4Mx8/2Mx16) Dual Bank NOR Flash Memory / 4M(512Kx8/256Kx16) Full CMOS SRAM |
| K5A3240YTC-T855 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:Multi-Chip Package MEMORY 32M Bit (4Mx8/2Mx16) Dual Bank NOR Flash Memory / 4M(512Kx8/256Kx16) Full CMOS SRAM |
| K5A3280YBC-T755 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:MCP MEMORY |
| K5A3280YBC-T855 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:MCP MEMORY |
| K5A3280YTC-T755 | 制造商:Samsung Electro-Mechanics 功能描述:MCP 32M BIT (4M X 8/2M X 16) DUAL BANK NOR FLASH MEMORY / 8M(1M X 8/512K X 16) FULL CMOS SRAM, PBGA69 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。