- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄224103 > K5A3240YT (SAMSUNG SEMICONDUCTOR CO. LTD.) Multi-Chip Package MEMORY 32M Bit (4Mx8/2Mx16) Dual Bank NOR Flash Memory / 4M(512Kx8/256Kx16) Full CMOS SRAM PDF資料下載
參數(shù)資料
| 型號： | K5A3240YT |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | Multi-Chip Package MEMORY 32M Bit (4Mx8/2Mx16) Dual Bank NOR Flash Memory / 4M(512Kx8/256Kx16) Full CMOS SRAM |
| 中文描述： | 多芯片封裝存儲器32兆位（4Mx8/2Mx16）雙銀行NOR閃存/分（512Kx8/256Kx16）全CMOS SRAM的 |
| 文件頁數(shù)： | 5/45頁 |
| 文件大?。?/td> | 867K |
| 代理商： | K5A3240YT |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁
MCP MEMORY
K5A3x40YT(B)C
Revision 0.0
November 2002
- 13 -
Preliminary
Unlock Bypass
Flash memory provides the unlock bypass mode to save its program time. The mode is invoked by the unlock bypass command
sequence. Unlike the standard program command sequence that contains four bus cycles, the unlock bypass program command
sequence comprises only two bus cycles.
The unlock bypass mode is engaged by issuing the unlock bypass command sequence which is comprised of three bus cycles. Writ-
ing first two unlock cycles is followed by a third cycle containing the unlock bypass command (20H). Once the device is in the unlock
bypass mode, the unlock bypass program command sequence is necessary to program in this mode. The unlock bypass program
command sequence is comprised of only two bus cycles; writing the unlock bypass program command (A0H) is followed by the pro-
gram address and data. This command sequence is the only valid one for programming the device in the unlock bypass mode.
The unlock bypass reset command sequence is the only valid command sequence to exit the unlock bypass mode. The unlock
bypass reset command sequence consists of two bus cycles. The first cycle must contain the data (90H). The second cycle contains
only the data (00H). Then, the device returns to the read mode
Chip Erase
To erase a chip is to write 1
′s into the entire memory array by executing the Internal Erase Routine. The Chip Erase requires six bus
cycles to write the command sequence. The erase set-up command is written after first two "unlock" cycles. Then, there are two
more write cycles prior to writing the chip erase command. The Internal Erase Routine automatically pre-programs and verifies the
entire memory for an all zero data pattern prior to erasing. The automatic erase begins on the rising edge of the last WE or CEF
pulse in the command sequence and terminates when DQ7 is "1". After that the device returns to the read mode.
Figure 5. Chip Erase Command Sequence
WE
555H/
AAAH
2AAH/
555H
555H/
AAAH
AAH
55H
80H
555H
Chip Erase
Start
DQ15-DQ0
AAAH
2AAH/
555H
AAH
55H
10H
RY/BY
555H/
AAAH
Block Erase
To erase a block is to write 1
′s into the desired memory block by executing the Internal Erase Routine. The Block Erase requires six
bus cycles to write the command sequence shown in Table 5. After the first two "unlock" cycles, the erase setup command (80H) is
written at the third cycle. Then there are two more "unlock" cycles followed by the Block Erase command. The Internal Erase Routine
automatically pre-programs and verifies the entire memory prior to erasing it. The block address is latched on the falling edge of WE
or CEF, while the Block Erase command is latched on the rising edge of WE or CEF.
Multiple blocks can be erased sequentially by writing the six bus-cycle operation in Fig 6. Upon completion of the last cycle for the
Block Erase, additional block address and the Block Erase command (30H) can be written to perform the Multi-Block Erase. An 50us
(typical) "time window" is required between the Block Erase command writes. The Block Erase command must be written within the
50us "time window", otherwise the Block Erase command will be ignored. The 50us "time window" is reset when the falling edge of
the WE occurs within the 50us of "time window" to latch the Block Erase command. During the 50us of "time window", any command
other than the Block Erase or the Erase Suspend command written to the device will reset the device to read mode. After the 50 us of
"time window", the Block Erase command will initiate the Internal Erase Routine to erase the selected blocks. Any Block Erase
address and command following the exceeded "time window" may or may not be accepted. No other commands will be recognized
except the Erase Suspend command.
A20
A0(x16)/
A20
A-1(x8)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K6R1004C1C | 256Kx4 Bit (with OE) High-Speed CMOS Static RAM(5.0V Operating). |
| K6R1004C1C-I | 256Kx4 Bit (with OE) High-Speed CMOS Static RAM(5.0V Operating). |
| K6R1004C1C-I10 | 256Kx4 Bit (with OE) High-Speed CMOS Static RAM(5.0V Operating). |
| K6R1004C1C-I12 | 256Kx4 Bit (with OE) High-Speed CMOS Static RAM(5.0V Operating). |
| K6R1004C1C-I15 | 256Kx4 Bit (with OE) High-Speed CMOS Static RAM(5.0V Operating). |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K5A3240YTC-T755 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:Multi-Chip Package MEMORY 32M Bit (4Mx8/2Mx16) Dual Bank NOR Flash Memory / 4M(512Kx8/256Kx16) Full CMOS SRAM |
| K5A3240YTC-T855 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:Multi-Chip Package MEMORY 32M Bit (4Mx8/2Mx16) Dual Bank NOR Flash Memory / 4M(512Kx8/256Kx16) Full CMOS SRAM |
| K5A3280YBC-T755 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:MCP MEMORY |
| K5A3280YBC-T855 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:MCP MEMORY |
| K5A3280YTC-T755 | 制造商:Samsung Electro-Mechanics 功能描述:MCP 32M BIT (4M X 8/2M X 16) DUAL BANK NOR FLASH MEMORY / 8M(1M X 8/512K X 16) FULL CMOS SRAM, PBGA69 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。