- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377799 > LXT972A (Intel Corp.) 3.3V Dual-Speed Fast Ethernet Transceiver Datasheet PDF資料下載
參數(shù)資料
| 型號(hào)： | LXT972A |
| 廠商： | Intel Corp. |
| 英文描述： | 3.3V Dual-Speed Fast Ethernet Transceiver Datasheet |
| 中文描述： | 3.3雙速快速以太網(wǎng)收發(fā)器數(shù)據(jù)表 |
| 文件頁(yè)數(shù)： | 14/70頁(yè) |
| 文件大?。?/td> | 833K |
| 代理商： | LXT972A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)
LXT972A
—
3.3V Dual-Speed Fast Ethernet Transceiver Datasheet
14
Datasheet
Table 3. LXT972A Network Interface Signal Descriptions
LQFP
Pin#
Symbol
Type
1
Signal Description
19
20
TPOP
TPON
O
Twisted-Pair Outputs, Positive & Negative.
During 100BASE-TX or 10BASE-T operation, TPOP/N pins drive 802.3 compliant
pulses onto the line.
23
24
TPIP
TPIN
I
Twisted-Pair Inputs, Positive & Negative.
During 100BASE-TX or 10BASE-T operation, TPIP/N pins receive differential
100BASE-TX or 10BASE-T signals from the line.
1. Type Column Coding: I = Input, O = Output, A = Analog, OD = Open Drain
Table 4. LXT972A Miscellaneous Signal Descriptions
LQFP
Pin#
Symbol
Type
1
Signal Description
5
6
TxSLEW0
TxSLEW1
I
Tx Output Slew Controls 0 and 1
. These pins select the TX output slew rate (rise
and fall time) as follows:
TxSLEW1
TxSLEW0
Slew Rate (Rise and Fall Time)
0
0
2.5 ns
0
1
3.1 ns
1
0
3.7 ns
1
1
4.3 ns
4
RESET
I
Reset
. This active Low input is OR
’
ed with the control register Reset bit (0.15). The
LXT972A reset cycle is extended to 258
μ
s (nominal) after reset is deasserted.
12
ADDR0
I
Address0. Sets device address.
17
RBIAS
AI
Bias
. This pin provides bias current for the internal circuitry. Must be tied to ground
through a 22.1 k
, 1% resistor.
Pause
. When set High, the LXT972A advertises Pause capabilities during auto
negotiation.
33
PAUSE
I
34
TEST0
I
Test
.
Tie Low.
35
TEST1
I
Test
.
Tie Low.
39
PWRDWN
I
Power Down
. When set High, this pin puts the LXT972A in a power-down mode.
1
2
REFCLK/XI
XO
I
O
Crystal Input and Output
. A 25 MHz crystal oscillator circuit can be connected
across XI and XO. A clock can also be used at XI. Refer to Functional Description for
detailed clock requirements.
9, 10,
44
N/C
-
No Connection
.
These pins are not used and should not be terminated.
1. Type Column Coding: I = Input, O = Output, A = Analog, OD = Open Drain
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LXT972ALC | 3.3V Dual-Speed Fast Ethernet Transceiver Datasheet |
| LXT972M | Single-Port 10/100 Mbps PHY Transceiver |
| LXT9763 | Fast Ethernet 10/100 Hex Transceiver with Full MII |
| LXT9763HC | LAN TRANSCEIVER|HEX|QFP|208PIN|PLASTIC |
| LXT9784 | Transceiver Hardware Integrity Function Overview |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LXT972ALC | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:3.3V Dual-Speed Fast Ethernet Transceiver Datasheet |
| LXT972LCHFB8 | 制造商:LEVEL_ONE 功能描述: |
| LXT972M | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver |
| LXT973QC | 制造商:Intel 功能描述:LAN Transceiver, Dual, 100 Pin, Plastic, QFP |
| LXT974 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Fast Ethernet 10/100 Quad Transceivers |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。