- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄377799 > LXT972A (Intel Corp.) 3.3V Dual-Speed Fast Ethernet Transceiver Datasheet PDF資料下載
參數(shù)資料
| 型號(hào)： | LXT972A |
| 廠商： | Intel Corp. |
| 英文描述： | 3.3V Dual-Speed Fast Ethernet Transceiver Datasheet |
| 中文描述： | 3.3雙速快速以太網(wǎng)收發(fā)器數(shù)據(jù)表 |
| 文件頁(yè)數(shù)： | 46/70頁(yè) |
| 文件大?。?/td> | 833K |
| 代理商： | LXT972A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)當(dāng)前第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)
LXT972A
—
3.3V Dual-Speed Fast Ethernet Transceiver Datasheet
46
Datasheet
Table 22. 100BASE-TX Transceiver Characteristics
Parameter
Sym
Min
Typ
1
Max
Units
Test Conditions
Peak differential output voltage
V
P
0.95
–
1.05
V
Note 2
Signal amplitude symmetry
Vss
98
–
102
%
Note 2
Signal rise/fall time
T
RF
3.0
–
5.0
ns
Note 2
Rise/fall time symmetry
T
RFS
–
–
0.5
ns
Note 2
Duty cycle distortion
D
CD
35
50
65
%
Offset from 16ns pulse width at
50% of pulse peak
Overshoot/Undershoot
V
OS
–
–
5
%
–
Jitter (measured differentially)
–
–
–
1.4
ns
–
1. Typical values are at 25
°
C and are for design aid only; not guaranteed and not subject to production testing.
2. Measured at the line side of the transformer, line replaced by 100
(+/-1%) resistor.
Table 23. 10BASE-T Transceiver Characteristics
Parameter
Sym
Min
Typ
Max
Units
Test Conditions
Transmitter
Peak differential output voltage
V
OP
2.2
2.5
2.8
V
With transformer, line
replaced by 100
resistor
Transition timing jitter added by the
MAU and PLS sections
-
0
2
11
ns
After line model
specified by IEEE 802.3
for 10BASE-T MAU
Receiver
Receive Input Impedance
Z
IN
-
-
22
k
Differential Squelch Threshold
V
DS
300
420
585
mV
Table 24. 10BASE-T Link Integrity Timing Characteristics
Parameter
Sym
Min
Typ
Max
Units
Test Conditions
Time Link Loss Receive
T
LL
50
–
150
ms
–
Link Pulse
T
LP
2
–
7
Link Pulses
–
Link Min Receive Timer
T
LR
M
IN
2
–
7
ms
–
Link Max Receive Timer
T
LR
M
AX
50
–
150
ms
–
Link Transmit Period
Tlt
8
–
24
ms
–
Link Pulse Width
Tlpw
60
–
150
ns
–
1. Typical values are at 25
°
C and are for design aid only; not guaranteed and not subject to production testing.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LXT972ALC | 3.3V Dual-Speed Fast Ethernet Transceiver Datasheet |
| LXT972M | Single-Port 10/100 Mbps PHY Transceiver |
| LXT9763 | Fast Ethernet 10/100 Hex Transceiver with Full MII |
| LXT9763HC | LAN TRANSCEIVER|HEX|QFP|208PIN|PLASTIC |
| LXT9784 | Transceiver Hardware Integrity Function Overview |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LXT972ALC | 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:3.3V Dual-Speed Fast Ethernet Transceiver Datasheet |
| LXT972LCHFB8 | 制造商:LEVEL_ONE 功能描述: |
| LXT972M | 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver |
| LXT973QC | 制造商:Intel 功能描述:LAN Transceiver, Dual, 100 Pin, Plastic, QFP |
| LXT974 | 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:Fast Ethernet 10/100 Quad Transceivers |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。