- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄377799 > LXT972A (Intel Corp.) 3.3V Dual-Speed Fast Ethernet Transceiver Datasheet PDF資料下載
參數(shù)資料
| 型號(hào)： | LXT972A |
| 廠商： | Intel Corp. |
| 英文描述： | 3.3V Dual-Speed Fast Ethernet Transceiver Datasheet |
| 中文描述： | 3.3雙速快速以太網(wǎng)收發(fā)器數(shù)據(jù)表 |
| 文件頁(yè)數(shù)： | 58/70頁(yè) |
| 文件大?。?/td> | 833K |
| 代理商： | LXT972A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)當(dāng)前第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)
LXT972A
—
3.3V Dual-Speed Fast Ethernet Transceiver Datasheet
58
Datasheet
Table 37. Control Register (Address 0)
Bit
Name
Description
Type
1
Default
0.15
Reset
1 = PHY reset
0 = Normal operation
R/W
SC
0
0.14
Loopback
1 = Enable loopback mode
0 = Disable loopback mode
R/W
0
0.13
Speed Selection
0.6
0.13
Speed Selected
R/W
Note 2
1
1
0
0
1
0
1
0
Reserved
1000Mbps (not supported)
100Mbps
10Mbps
0.12
Auto-Negotiation
Enable
1 = Enable Auto-Negotiation Process
0 = Disable Auto-Negotiation Process
R/W
Note 2
0.11
Power-Down
1 = Power-down
0 = Normal operation
R/W
0
0.10
Isolate
1 = Electrically isolate PHY from MII
0 = Normal operation
R/W
0
0.9
Restart
Auto-Negotiation
1 = Restart Auto-Negotiation Process
0 = Normal operation
R/W
SC
0
0.8
Duplex Mode
1 = Full Duplex
0 = Half Duplex
R/W
Note 2
0.7
Collision Test
1 = Enable COL signal test
0 = Disable COL signal test
R/W
0
0.6
Speed Selection
0.6
0.13
Speed Selected
R/W
0
1
1
0
0
1
0
1
0
Reserved
1000Mbps (not supported)
100Mbps
10Mbps
0.5:0
Reserved
Write as 0, ignore on Read
R/W
00000
1. R/W = Read/Write
RO = Read Only
SC = Self Clearing
2. Default value of bits 0.12, 0.13 and 0.8 are determined by the LED/CFG pins (refer to
Table 8 on page 24
).
Table 38. MII Status Register #1 (Address 1)
Bit
Name
Description
Type
1
Default
1.15
100BASE-T4
Not Supported
1 = PHY able to perform 100BASE-T4
0 = PHY not able to perform 100BASE-T4
RO
0
1.14
100BASE-X Full-
Duplex
1 = PHY able to perform full-duplex 100BASE-X
0 = PHY not able to perform full-duplex 100BASE-X
RO
1
1.13
100BASE-X Half-
Duplex
1 = PHY able to perform half-duplex 100BASE-X
0 = PHY not able to perform half-duplex 100BASE-X
RO
1
1. RO = Read Only
LL = Latching Low
LH = Latching High
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LXT972ALC | 3.3V Dual-Speed Fast Ethernet Transceiver Datasheet |
| LXT972M | Single-Port 10/100 Mbps PHY Transceiver |
| LXT9763 | Fast Ethernet 10/100 Hex Transceiver with Full MII |
| LXT9763HC | LAN TRANSCEIVER|HEX|QFP|208PIN|PLASTIC |
| LXT9784 | Transceiver Hardware Integrity Function Overview |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LXT972ALC | 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:3.3V Dual-Speed Fast Ethernet Transceiver Datasheet |
| LXT972LCHFB8 | 制造商:LEVEL_ONE 功能描述: |
| LXT972M | 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver |
| LXT973QC | 制造商:Intel 功能描述:LAN Transceiver, Dual, 100 Pin, Plastic, QFP |
| LXT974 | 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:Fast Ethernet 10/100 Quad Transceivers |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。