- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377799 > LXT972A (Intel Corp.) 3.3V Dual-Speed Fast Ethernet Transceiver Datasheet PDF資料下載
參數(shù)資料
| 型號(hào)： | LXT972A |
| 廠商： | Intel Corp. |
| 英文描述： | 3.3V Dual-Speed Fast Ethernet Transceiver Datasheet |
| 中文描述： | 3.3雙速快速以太網(wǎng)收發(fā)器數(shù)據(jù)表 |
| 文件頁數(shù)： | 26/70頁 |
| 文件大?。?/td> | 833K |
| 代理商： | LXT972A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁
LXT972A
—
3.3V Dual-Speed Fast Ethernet Transceiver Datasheet
26
Datasheet
The LXT972A supplies both clock signals as well as separate outputs for carrier sense and
collision. Data transmission across the MII is normally implemented in 4-bit-wide nibbles.
3.6.1
MII Clocks
The LXT972A is the master clock source for data transmission and supplies both MII clocks
(RX_CLK and TX_CLK). It automatically sets the clock speeds to match link conditions. When
the link is operating at 100Mbps, the clocks are set to 25 MHz. When the link is operating at
10Mbps, the clocks are set to 2.5 MHz.
Figure 9
through
Figure 11
show the clock cycles for each
mode. The transmit data and control signals must always be synchronized to TX_CLK by the
MAC. The LXT972A samples these signals on the rising edge of TX_CLK.
3.6.2
Transmit Enable
The MAC must assert TX_EN the same time as the first nibble of preamble, and de-assert TX_EN
after the last bit of the packet.
3.6.3
Receive Data Valid
The LXT972A asserts RX_DV when it receives a valid packet. Timing changes depend on line
operating speed:
For 100TX links, RX_DV is asserted from the first nibble of preamble to the last nibble of the
data packet.
For 10BT links, the entire preamble is truncated. RX_DV is asserted with the first nibble of the
Start of Frame Delimiter (SFD)
“
5D
”
and remains asserted until the end of the packet.
3.6.4
Carrier Sense
Carrier sense (CRS) is an asynchronous output. It is always generated when a packet is received
from the line and in half-duplex when a packet is transmitted.
Carrier sense is not generated when a packet is transmitted and in full-duplex mode.
Table 9
summarizes the conditions for assertion of carrier sense, collision, and data loopback signals.
3.6.5
Error Signals
When LXT972A is in 100Mbps mode and receives an invalid symbol from the network, it asserts
RX_ER and drives
“
1110
”
on the RXD pins.
When the MAC asserts TX_ER, the LXT972A drives
“
H
”
symbols out on the TPOP/N pins.
3.6.6
Collision
The LXT972A asserts its collision signal, asynchronously to any clock, whenever the line state is
half-duplex and the transmitter and receiver are active at the same time.
Table 9
summarizes the
conditions for assertion of carrier sense, collision, and data loopback signals.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LXT972ALC | 3.3V Dual-Speed Fast Ethernet Transceiver Datasheet |
| LXT972M | Single-Port 10/100 Mbps PHY Transceiver |
| LXT9763 | Fast Ethernet 10/100 Hex Transceiver with Full MII |
| LXT9763HC | LAN TRANSCEIVER|HEX|QFP|208PIN|PLASTIC |
| LXT9784 | Transceiver Hardware Integrity Function Overview |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LXT972ALC | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:3.3V Dual-Speed Fast Ethernet Transceiver Datasheet |
| LXT972LCHFB8 | 制造商:LEVEL_ONE 功能描述: |
| LXT972M | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver |
| LXT973QC | 制造商:Intel 功能描述:LAN Transceiver, Dual, 100 Pin, Plastic, QFP |
| LXT974 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Fast Ethernet 10/100 Quad Transceivers |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。