- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377799 > LXT972A (Intel Corp.) 3.3V Dual-Speed Fast Ethernet Transceiver Datasheet PDF資料下載
參數(shù)資料
| 型號： | LXT972A |
| 廠商： | Intel Corp. |
| 英文描述： | 3.3V Dual-Speed Fast Ethernet Transceiver Datasheet |
| 中文描述： | 3.3雙速快速以太網(wǎng)收發(fā)器數(shù)據(jù)表 |
| 文件頁數(shù)： | 37/70頁 |
| 文件大?。?/td> | 833K |
| 代理商： | LXT972A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當(dāng)前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁
3.3V Dual-Speed Fast Ethernet Transceiver Datasheet
—
LXT972A
Datasheet
37
3.8.7
10T Polarity Correction
The LXT972A automatically detects and corrects for the condition where the receive signal (TPIP/
N) is inverted. Reversed polarity is detected if eight inverted link pulses, or four inverted end-of-
frame (EOF) markers, are received consecutively. If link pulses or data are not received by the
maximum receive time-out period (96-128 ms), the polarity state is reset to a non-inverted state.
3.9
Monitoring Operations
3.9.1
Monitoring Auto-Negotiation
Auto-negotiation can be monitored as follows:
Bit 17.7 is set to 1 once the Auto-Negotiation process is completed.
Bits 1.2 and 17.10 are set to 1 once the link is established.
Bits 17.14 and 17.9 can be used to determine the link operating conditions (speed and duplex).
3.9.1.1
Monitoring Next Page Exchange
The LXT972A offers an Alternate Next Page mode to simplify the next page exchange process.
Normally, bit 6.1 (Page Received) remains set until read. When Alternate Next Page mode is
enabled (16.1 = 1), bit 6.1 is automatically cleared whenever a new negotiation process takes place.
This prevents the user from reading an old value in 6.1 and assuming that Registers 5 and 8
(Partner Ability) contain valid information. Additionally, the LXT972A uses bit 6.5 to indicate
when the current received page is the base page. This information is useful for recognizing when
next pages must be resent due to a new negotiation process starting. Bits 6.1 and 6.5 are cleared
when read.
3.9.2
LED Functions
The LXT972A incorporates three direct LED drivers. On power up all the drivers are asserted for
approximately 1 second after reset de-asserts. Each LED driver can be programmed using the LED
Configuration Register (refer to
Table 50 on page 68
) to indicate one the following conditions:
Operating Speed
Transmit Activity
Receive Activity
Collision Condition
Link Status
Duplex Mode
The LED drivers can also be programmed to display various combined status conditions. For
example, setting bits 20.15:12 = 1101 produces the following combination of Link and Activity
indications:
If Link is down LED is off.
If Link is up LED is on.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LXT972ALC | 3.3V Dual-Speed Fast Ethernet Transceiver Datasheet |
| LXT972M | Single-Port 10/100 Mbps PHY Transceiver |
| LXT9763 | Fast Ethernet 10/100 Hex Transceiver with Full MII |
| LXT9763HC | LAN TRANSCEIVER|HEX|QFP|208PIN|PLASTIC |
| LXT9784 | Transceiver Hardware Integrity Function Overview |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LXT972ALC | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:3.3V Dual-Speed Fast Ethernet Transceiver Datasheet |
| LXT972LCHFB8 | 制造商:LEVEL_ONE 功能描述: |
| LXT972M | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver |
| LXT973QC | 制造商:Intel 功能描述:LAN Transceiver, Dual, 100 Pin, Plastic, QFP |
| LXT974 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Fast Ethernet 10/100 Quad Transceivers |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。