參數(shù)資料
型號(hào): MC68322FT16
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 16-BIT, 16.667 MHz, RISC PROCESSOR, PQFP160
封裝: PLASTIC, QFP-160
文件頁(yè)數(shù): 279/283頁(yè)
文件大?。?/td> 1602K
代理商: MC68322FT16
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)第248頁(yè)第249頁(yè)第250頁(yè)第251頁(yè)第252頁(yè)第253頁(yè)第254頁(yè)第255頁(yè)第256頁(yè)第257頁(yè)第258頁(yè)第259頁(yè)第260頁(yè)第261頁(yè)第262頁(yè)第263頁(yè)第264頁(yè)第265頁(yè)第266頁(yè)第267頁(yè)第268頁(yè)第269頁(yè)第270頁(yè)第271頁(yè)第272頁(yè)第273頁(yè)第274頁(yè)第275頁(yè)第276頁(yè)第277頁(yè)第278頁(yè)當(dāng)前第279頁(yè)第280頁(yè)第281頁(yè)第282頁(yè)第283頁(yè)
DMA Interface
8-6
MC68322 USER’S MANUAL
MOTOROLA
ILA—Illegal Address
An illegal address interrupt is generated if a DMA channel attempts to access a DRAM or
chip-select bank using an out-of-range address. This bit is set if the channel’s configuration
register GDTA, GCSTA, or PDTA fields do not access a valid address. If this error occurs,
the DMA channel will halt all transfer operations and park in an error condition. The DMA
channel must then be reset using the soft-reset register’s GDR or PDR bits before starting
a new operation.
The interrupt level field indicates the interrupt level. If any of the events in the channel’s
interrupt event register occur, an interrupt level indicated by this field is sent to the EC000
core. The interrupt levels range from seven to zero (zero disables interrupts).
8.5 INITIATING A DMA OPERATION
The DMA channel is activated after programming the channel’s configuration register and
writing the transfer count field. The software must ensure that a DMA channel is idle before
writing the transfer count field. Writing a zero value to the transfer count field is allowed, but
not recommended. New values should not be written into the DMA registers during active
transfers because undefined results will occur.
For transfers to the MC68322 bus from DRAM, the GDMA immediately requests data from
DRAM. After receiving data from DRAM, the GDMA begins monitoring the external DREQ
input. When the external DMA device requests data, it is read out of the internal data latch
and presented through the MC68322 bus to complete the data transfer. This process
continues until all data is transferred, an address error occurs, or the transfer is terminated
by the core through a flush request.
For data transfers to DRAM from the MC68322 bus, the GDMA begins monitoring the
external DREQ input. When data is available from the external DMA device, the MC68322
bus cycle starts and the data is loaded into the internal data latch. Once the internal data
latch is loaded with source data, the GDMA requests a DRAM cycle and, when granted,
writes the data to memory. This process continues until all data is transferred, an address
error occurs, or the transfer is terminated by the core through a flush request.
During an active DMA transfer, the system software can decide to reallocate the DMA
resource to another device. By issuing a flush request, the current DMA operation will be
terminated. When the CMP bit in the interrupt event register is set, new values for the DMA
channel registers can be written and the channel restarted.
8.6 DMA TRANSFERS
Because both DMA channels operate on a demand basis, all DMA-initiated transfers
(through either the PDMA or GDMA channels) use a data request and acknowledge type
handshake.
The GDMA supports both word- and byte-sized transfers. For word-sized transfers, the
external DMA device must connect to D15–D0 and for byte-sized transfers the device must
connect to D7–D0. WRU and WRL signals are both asserted during an MC68322
word-sized bus write cycle, but only WRL is asserted during byte-sized writes.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
MC68331CFC20B1 32-BIT, 20 MHz, MICROCONTROLLER, PQFP132
MC68331CPV20B1 32-BIT, 20 MHz, MICROCONTROLLER, PQFP144
MC68331CFC25B1 32-BIT, 25 MHz, MICROCONTROLLER, PQFP132
MC68331CPV16B1 32-BIT, 16 MHz, MICROCONTROLLER, PQFP144
MC68331CPV20 32-BIT, 20.97 MHz, MICROCONTROLLER, PQFP144
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68322FT20 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC68322UM 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Integrated Printer Processor
MC68328 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Integrated Portable System Processor-DragonBall
MC68328P 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Integrated Portable System Processor-DragonBall
MC68328UM 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Integrated Portable System Processor-DragonBall