- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359147 > MC72000 (飛思卡爾半導(dǎo)體(中國(guó))有限公司) Integrated Bluetooth Radio PDF資料下載
參數(shù)資料
| 型號(hào)： | MC72000 |
| 廠商： | 飛思卡爾半導(dǎo)體(中國(guó))有限公司 |
| 英文描述： | Integrated Bluetooth Radio |
| 中文描述： | 集成藍(lán)牙無(wú)線 |
| 文件頁(yè)數(shù)： | 75/156頁(yè) |
| 文件大?。?/td> | 1782K |
| 代理商： | MC72000 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)當(dāng)前第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)
MOTOROLA
MC72000
Advance Information Data Sheet
Go to: www.freescale.com
75
Configure the CSPI modules as master or slave before enabling them. The master CSPI should be enabled
before enabling the slave CSPI. The slave CSPI should be disabled before disabling the master CSPI. See
Section 7.3.7.3, “Control Register (CONTROLREG).” SPI_CK must be in the proper idle state before the
slave is enabled to prevent SPI_CK from appearing as a clock edge.
The following section describes the operation of the CSPI module.
Figure 43. CSPI Generic Timing
The CSPI does not consume any power when it is disabled.
7.3.8.2 Phase/Polarity Configurations
The serial peripheral interface master uses the SPI_CK signal to transfer data in and out of the shift register.
Data is clocked using any one of four programmable clock phase and polarity variations. In phase 0
operation, output data changes on the falling clock edges and input data is shifted in on rising edges. The
most significant bit (MSB) is output when the ARM7 loads the transmitted data. In phase 1 operation, output
data changes on the rising edges of the clock and input data is shifted in on falling edges. The MSB is output
on the first rising SPI_CK edge. Polarity inverts SPI_CK, but does not change the edge-triggered events that
are internal to the serial peripheral interface master. This flexibility allows the CSPI to operate with most
serial peripheral devices on the market.
7.3.8.3 Master Mode Operation
When the CSPI is configured as a master, in order to utilize the internal TXFIFO and RXFIFO, two auxiliary
output signals—SS_B and DATAREADY_B—are used for data transfer rate control. The user can also
program the sample period control register to a fixed data transfer rate.
Only a master SPI module can initiate transmissions. Software begins the transmission from a master SPI
module by writing to the XCH bit. If SPIRDY[1:0] is set to zero and the PERIODREG[14:0] is set to zero,
then the first word in the TX FIFO immediately transfers to the shift register and begins shifting out on the
MOSI pin under the control of the serial clock.
The DRCTL[2:0] bits control the baud rate generator and determine the speed of the shift register. Through
the SPI_CK pin, the baud rate generator of the master also controls the shift register of the slave peripheral.
SPI_CK
MOSI
B
n
...
...
B
1
B
0
SPI_CK
SPI_CK
SPI_CK
(POL=1, PHA=1)
(POL=1, PHA=0)
(POL=0, PHA=1)
(POL=0, PHA=0)
MISO
B
n
...
...
B
1
B
0
B
n-1
B
n-2
B
n-1
B
n-3
B
n-3
B
n-2
F
Freescale Semiconductor, Inc.
For More Information On This Product,
n
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC7445ARX1000LF | RISC Microprocessor Hardware Specifications |
| MC7445ARX1000LG | RISC Microprocessor Hardware Specifications |
| MC7447A | PowerPC microprocessor |
| MC7447AHX1000NB | PowerPC microprocessor |
| MC7447AHX1167NB | PowerPC microprocessor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC7220C-100M RI-BLK | 制造商:Farnell / Pro-Power 功能描述:CABLE DEF 7-2-20C 20CORE 100M 制造商:pro-power 功能描述:CABLE, DEF 7-2-20C, 20CORE, 100M 制造商:pro-power 功能描述:CABLE, DEF 7-2-20C, 20CORE, 100M; Reel Length (Imperial):328ft; Reel Length (Metric):100m; No. of Conductors:20; Voltage Rating:440V; No. of Strands x Strand Size:7 x 0.2mm; Conductor Area CSA:0.22mm2; Jacket Colour:Black; Jacket ;RoHS Compliant: Yes |
| MC7220C-100M RI-BLK | 制造商:Farnell / Pro-Power 功能描述:CABLE DEF 7-2-20C 20 CORE 100M |
| MC7220C-25M RI-BLK | 制造商:Farnell / Pro-Power 功能描述:CABLE DEF 7-2-20C 20CORE 25M 制造商:pro-power 功能描述:CABLE, DEF 7-2-20C, 20CORE, 25M |
| MC7220C-25M RI-BLK | 制造商:Farnell / Pro-Power 功能描述:CABLE DEF 7-2-20C 20 CORE 25M |
| MC7225C-25M RI-BLK | 制造商:Farnell / Pro-Power 功能描述:CABLE DEF 7-2-25C 25CORE 25M 制造商:pro-power 功能描述:MULTICORE, 25, 7/0.2MM, 25M, BLACK 制造商:pro-power 功能描述:CABLE, DEF 7-2-25C, 25CORE, 25M 制造商:PRIVATE LABEL 功能描述:CABLE, DEF 7-2-25C, 25CORE, 25M, Reel Length (Imperial):82ft, Reel Length (Metri |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。