- 您現在的位置：買賣IC網 > PDF目錄359147 > MC72000 (飛思卡爾半導體(中國)有限公司) Integrated Bluetooth Radio PDF資料下載
參數資料
| 型號： | MC72000 |
| 廠商： | 飛思卡爾半導體(中國)有限公司 |
| 英文描述： | Integrated Bluetooth Radio |
| 中文描述： | 集成藍牙無線 |
| 文件頁數： | 92/156頁 |
| 文件大小： | 1782K |
| 代理商： | MC72000 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁當前第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁
92
MC72000 Advance Information Data Sheet
Go to: www.freescale.com
MOTOROLA
Hardware Functional Description
TUE—Transmitter Underrun Error
This flag bit is set when the TXSR is empty (no data to be transmitted), as indicated by the TDE bit
being set, and a transmit time slot occurs. When a transmit underrun error occurs, the previously sent
data is retransmitted.
A transmit time slot in the normal mode occurs when the frame sync is asserted. In network mode, each
time slot requires data transmission and, therefore, may cause a TUE error.
The TUE bit does not cause any interrupts. However, the TUE bit does cause a change in the interrupt
vector used for transmit interrupts so that a different interrupt handler can be used for a transmit
underrun condition. If a transmit interrupt occurs with the TUE bit set, the transmit data with exception
status interrupt is generated. If a transmit interrupt occurs with the TUE bit cleared, the transmit data
interrupt is generated.
The TUE bit is cleared by power-on or SSI reset. The TUE bit is also cleared by reading the SCSR with
the TUE bit set, followed by writing to the STX register or to the STSR.
TFS—Transmit Frame Sync
When set, this flag bit indicates that a frame sync occurred during transmission of the last word written
to the STX register. As shown in Figure 60b, data written to the STX register during the time slot when
the TFS bit is set is transmitted during the second time slot (in network mode) or in the next first time
slot (in normal mode). In network mode, the TFS bit is set during transmission of the first slot of the
frame. It is then cleared when starting transmission of the next slot. The TFS bit is cleared by power-on
or SSI reset.
RFS—Receive Frame Sync
When set, this flag bit indicates that a frame sync occurred during receiving of the next word into the
SRX register, as shown in Figure 60c. In network mode, the RFS bit is set while the first slot of the
frame is being received. It is cleared when the next slot of the frame begins to be received. The RFS bit
is cleared by power-on or SSI reset.
RFF—Receive FIFO Full
This flag bit is set when the receive section is programmed with the receive FIFO enabled, and the data
level in the RXFIFO reaches the selected receive FIFO watermark (RFWM) threshold. When set, RFF
indicates that data can be read via the SRX register.
NOTE:
An interrupt is only generated if both the RFF and RIE bits are set if
RXFIFO is enabled.
The RFF bit is cleared in normal operation by reading the SRX register. The RFF is also cleared by
power-on reset or disabling the SSI.
When RXFIFO is completely full, all further received data is ignored until data is read.
TFE—Transmit FIFO Empty
This flag bit is set when the transmit section is programmed with the TXFIFO enabled and the data level
in the TXFIFO falls below the selected transmit FIFO watermark (TFWM) threshold. When set, the
TFE bit indicates that data can be written to the TXFIFO register. The TFE bit is cleared by writing data
to the STX register until the TXFIFO data content level reaches the watermark level.
NOTE:
An interrupt is generated only if both the TFE and the TIE bits are set if
transmit FIFO is enabled.
F
For More Information On This Product,
n
.
相關PDF資料 |
PDF描述 |
|---|---|
| MC7445ARX1000LF | RISC Microprocessor Hardware Specifications |
| MC7445ARX1000LG | RISC Microprocessor Hardware Specifications |
| MC7447A | PowerPC microprocessor |
| MC7447AHX1000NB | PowerPC microprocessor |
| MC7447AHX1167NB | PowerPC microprocessor |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MC7220C-100M RI-BLK | 制造商:Farnell / Pro-Power 功能描述:CABLE DEF 7-2-20C 20CORE 100M 制造商:pro-power 功能描述:CABLE, DEF 7-2-20C, 20CORE, 100M 制造商:pro-power 功能描述:CABLE, DEF 7-2-20C, 20CORE, 100M; Reel Length (Imperial):328ft; Reel Length (Metric):100m; No. of Conductors:20; Voltage Rating:440V; No. of Strands x Strand Size:7 x 0.2mm; Conductor Area CSA:0.22mm2; Jacket Colour:Black; Jacket ;RoHS Compliant: Yes |
| MC7220C-100M RI-BLK | 制造商:Farnell / Pro-Power 功能描述:CABLE DEF 7-2-20C 20 CORE 100M |
| MC7220C-25M RI-BLK | 制造商:Farnell / Pro-Power 功能描述:CABLE DEF 7-2-20C 20CORE 25M 制造商:pro-power 功能描述:CABLE, DEF 7-2-20C, 20CORE, 25M |
| MC7220C-25M RI-BLK | 制造商:Farnell / Pro-Power 功能描述:CABLE DEF 7-2-20C 20 CORE 25M |
| MC7225C-25M RI-BLK | 制造商:Farnell / Pro-Power 功能描述:CABLE DEF 7-2-25C 25CORE 25M 制造商:pro-power 功能描述:MULTICORE, 25, 7/0.2MM, 25M, BLACK 制造商:pro-power 功能描述:CABLE, DEF 7-2-25C, 25CORE, 25M 制造商:PRIVATE LABEL 功能描述:CABLE, DEF 7-2-25C, 25CORE, 25M, Reel Length (Imperial):82ft, Reel Length (Metri |
發(fā)布緊急采購，3分鐘左右您將得到回復。