參數資料
型號： MC72000
廠商： 飛思卡爾半導體(中國)有限公司
英文描述： Integrated Bluetooth Radio
中文描述： 集成藍牙無線
文件頁數： 88/156頁
文件大小： 1782K
代理商： MC72000
88
MC72000 Advance Information Data Sheet
Go to: www.freescale.com
MOTOROLA
Hardware Functional Description
0 = When the PSR bit is cleared, the fixed prescaler is bypassed.
WL[1:0]—Word Length Control
This bit field is used to select the length of the data words being transferred by the SSI. Word lengths
of 8, 10, 12, or 16 bits can be selected. Table 40 shows WL[1:0] bit field encoding.
Table 40. WL[1:0] Encoding
These bits control the word length divider shown in the SSI clock generator. The WL control bits also
control the frame sync pulse length when the TFSL bit is cleared.
DC[4:0]—Frame Rate Divider Control
This bit field controls the divide ratio for the programmable frame rate dividers. The divide ratio
operates on the word clock.
In normal mode, this ratio determines the word transfer rate. The divide ratio ranges from 1 to 32
(DC[4:0] = 00000 to 11111) in normal mode. A divide ratio of one (DC=00000) provides continuous
periodic data word transfer. A bit-length sync must be used in this case.
In network mode, this ratio sets the number of words per frame. The divide ratio ranges from 2 to 32
(DC[4:0] = 00001 to 11111) in network mode. A divide ratio of one (DC=00000) in network mode is a
special case (on demand mode) that is not supported in this implementation.
PM[7:0]—Prescale Modulus Select
This bit field specifies the divide ratio of the prescale divider in the SSI clock generator. This prescaler
is used only in internal clock mode to divide the internal clock of the core. A divide ratio from 1 to 256
(PM[7:0] = $00 to $FF) can be selected. The bit clock output is available at the STCK or SRCK clock
pins. The bit clock on the SSI can be calculated from the peripheral clock value using the following
equation:
f
FIX_CLK
=
f
IP_bus_CLK
/4if DIV4DIS = 0
f
FIX_CLK
=
f
IP_bus_CLK
if DIV4DIS = 1
f
INT_BIT_CLK
= f
FIX_CLK
/[4 x (7 x PSR + 1) x (PM + 1)]
where PM = PM[7:0]
f
FRAME_SYN_CLK
= (f
INT_BIT_CLK
)/[(DC + 1) x WL]
where DC = DC[4:0] and WL = 8, 10, 12, or 16
For example, with 8-bit words operating in normal mode, if an 8 kHz sampling rate is desired the
following parameters can be used:
f
IP_bus_CLK
= f
SYSTEM_CLK
/ 2 = 120 MHz / = 60 mhz
f
FIX_CLK
=
f
IP_bus_CLK
= 60 MHzDIV4DIS = 1
f
INT_BIT_CLK
= f
FIX_CLK
/[4 x (7 x PSR + 1) x (PM + 1)]
= 60 MHz / [4 x 1 x 117] = 128.2 kHzPS = 0, PM = 116
f
FRAME_SYN_CLK
= (f
INT_BIT_CLK
)/[(DC + 1) x WL]DC = 1
= 128 kHz / [2 x 8] = 8.012 kHz
WL[1:0]
Number of Bits/Word
00
01
10
11
8
10
12
16
F
For More Information On This Product,
n
.
相關PDF資料
PDF描述
MC7445ARX1000LF RISC Microprocessor Hardware Specifications
MC7445ARX1000LG RISC Microprocessor Hardware Specifications
MC7447A PowerPC microprocessor
MC7447AHX1000NB PowerPC microprocessor
MC7447AHX1167NB PowerPC microprocessor
相關代理商/技術參數
參數描述
MC7220C-100M RI-BLK 制造商:Farnell / Pro-Power 功能描述:CABLE DEF 7-2-20C 20CORE 100M 制造商:pro-power 功能描述:CABLE, DEF 7-2-20C, 20CORE, 100M 制造商:pro-power 功能描述:CABLE, DEF 7-2-20C, 20CORE, 100M; Reel Length (Imperial):328ft; Reel Length (Metric):100m; No. of Conductors:20; Voltage Rating:440V; No. of Strands x Strand Size:7 x 0.2mm; Conductor Area CSA:0.22mm2; Jacket Colour:Black; Jacket ;RoHS Compliant: Yes
MC7220C-100M RI-BLK 制造商:Farnell / Pro-Power 功能描述:CABLE DEF 7-2-20C 20 CORE 100M
MC7220C-25M RI-BLK 制造商:Farnell / Pro-Power 功能描述:CABLE DEF 7-2-20C 20CORE 25M 制造商:pro-power 功能描述:CABLE, DEF 7-2-20C, 20CORE, 25M
MC7220C-25M RI-BLK 制造商:Farnell / Pro-Power 功能描述:CABLE DEF 7-2-20C 20 CORE 25M
MC7225C-25M RI-BLK 制造商:Farnell / Pro-Power 功能描述:CABLE DEF 7-2-25C 25CORE 25M 制造商:pro-power 功能描述:MULTICORE, 25, 7/0.2MM, 25M, BLACK 制造商:pro-power 功能描述:CABLE, DEF 7-2-25C, 25CORE, 25M 制造商:PRIVATE LABEL 功能描述:CABLE, DEF 7-2-25C, 25CORE, 25M, Reel Length (Imperial):82ft, Reel Length (Metri
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯系方式

*
*
*