xxiv
MPC8240 Integrated Processor User's Manual
MOTOROLA
ILLUSTRATIONS
Figure
Number
7-4
8-1
8-2
8-3
8-4
8-5
8-6
8-7
8-8
8-9
8-10
8-11
9-1
9-2
9-3
9-4
9-5
9-6
9-7
9-8
9-9
10-1
10-2
10-3
10-4
10-5
10-6
10-7
10-8
10-9
10-10
10-11
10-12
10-13
10-14
10-15
10-16
10-17
10-18
10-19
10-20
11-1
11-2
Title
Page
Number
PCI/System Memory Buffers...............................................................................7-6
PCI Arbitration Example.....................................................................................8-5
PCI Single-Beat Read Transaction....................................................................8-13
PCI Burst Read Transaction...............................................................................8-13
PCI Single-Beat Write Transaction ...................................................................8-14
PCI Burst Write Transaction..............................................................................8-14
PCI Target-Initiated Terminations.....................................................................8-17
Standard PCI Configuration Header..................................................................8-18
Layout of CONFIG_ADDR Register................................................................8-20
Type 0 Configuration Translation......................................................................8-22
Direct-Access PCI Configuration Transaction ..................................................8-24
PCI Parity Operation..........................................................................................8-29
DMA Controller Block Diagram.........................................................................9-2
Chaining of DMA Descriptors in Memory........................................................9-10
DMA Mode Register (DMR).............................................................................9-12
DMA Status Register (DSR)..............................................................................9-14
Current Descriptor Address Register (CDAR)..................................................9-16
Source Address Register (SAR).........................................................................9-17
Destination Address Register (DAR).................................................................9-17
Byte Count Register (BCR)...............................................................................9-18
Next Descriptor Address Register (NDAR) ......................................................9-18
Message Registers (IMRs and OMRs) ..............................................................10-2
Inbound Doorbell Register (IDBR) ...................................................................10-3
Outbound Doorbell Register (ODBR)...............................................................10-3
I
2
O Message Queue Example............................................................................10-6
Outbound Message Interrupt Status Register (OMISR)....................................10-9
Outbound Message Interrupt Mask Register (OMIMR)..................................10-10
Inbound FIFO Queue Port Register (IFQPR)..................................................10-10
Outbound FIFO Queue Port Register (OFQPR)..............................................10-11
Inbound Message Interrupt Status Register (IMISR) ......................................10-12
Inbound Message Interrupt Mask Register (IMIMR)......................................10-13
Inbound Free_FIFO Head Pointer Register (IFHPR)......................................10-14
Inbound Free_FIFO Tail Pointer Register (IFTPR).........................................10-15
Inbound Post_FIFO Head Pointer Register (IPHPR)......................................10-16
Inbound Post_FIFO Tail Pointer Register (IPTPR).........................................10-16
Outbound Free_FIFO Head Pointer Register (OFHPR)..................................10-17
Outbound Free_FIFO Tail Pointer Register (OFTPR)....................................10-17
Outbound Post_FIFO Head Pointer Register (OPHPR)..................................10-18
Outbound Post_FIFO Tail Pointer Register (OPTPR).....................................10-19
Messaging Unit Control Register (MUCR).....................................................10-19
Queue Base Address Register (QBAR)...........................................................10-20
I
2
C Interface Block Diagram.............................................................................11-3
I
2
C Interface Transaction Protocol....................................................................11-4