Index-8
MPC8240 Integrated Processor User's Manual
MOTOROLA
INDEX
sleep mode,
1-18
MPC8240
aligned scalars, address modification,
B-6
differences with the processor core,
2-34
implementation-specific registers,
2-13
MMU features,
2-32
PCI bus master,
8-2
PCI target,
8-3
peripheral logic block diagram,
1-11
possible applications,
1-5
processor core block diagram,
2-2
processor core differences,
2-34
uses for the MPC8240,
1-5
MUCR (messaging unit control register),
10-19
Munged little endian mode,
see
PowerPC little-endian
(PPC-LE) mode
Munged memory image, LE mode,
B-7
Munging, definition,
B-1
N
Nap mode,
1-18
description,
1-17
special cycle, PCI,
8-25
NDAR (next descriptor address register),
9-18
NMI (nonmaskable interrupt) signal,
3-26
,
13-5
,
13-9
O
OFHPR
(outbound
free_FIFO
head
pointer
register),
10-17
OFQPR (outbound FIFO queue port register),
10-11
OFTPR (outbound free_FIFO tail pointer
register),
10-17
OMBAR (outbound memory base address
register),
4-15
OMIMR (outbound message interrupt mask
register),
10-9
OMISR (outbound message interrupt status
register),
10-8
OPHPR (outbound post_FIFO head pointer
register),
10-18
Optional instructions,
A-38
OPTPR (outbound post_FIFO tail pointer
register),
10-18
OSC_IN (system clock input) signal,
3-30
OTWR (outbound translation window register),
4-15
P
PAR (PCI parity) signal,
3-13
,
8-28
Parity error capture monitor register,
15-20
Parity error injection mask register,
15-19
PAR
n
(data parity/ECC) signals,
3-19
PBCCR (PCI base class code register),
5-13
PCI configuration
PCI addressing,
8-10
PCI interface
address bus decoding,
8-9
address/data parity error,
8-16
,
13-8
big-endian mode, four-byte transfer,
B-3
burst operation,
8-7
bus arbitration,
8-4
bus arbitration unit,
1-14
bus commands,
8-8
bus error signals,
13-4
bus protocol,
8-7
bus transactions
fast back-to-back transactions,
8-17
interrupt-acknowledge transaction,
8-24
legend for timing diagrams,
8-12
read transactions,
8-12
special-cycle transaction,
8-25
transaction termination,
8-14
write transactions,
8-13
byte alignment,
8-11
,
B-2
byte ordering,
8-2
,
B-1
cache wrap mode,
8-10
configuration cycles,
8-18
configuration header,
8-18
configuration space,
8-10
data transfers,
8-7
error detection and reporting,
8-28
,
13-4
,
13-8
error transactions,
8-28
exclusive access,
8-26
features list,
1-12
I/O space addressing,
8-10
linear incrementing,
8-10
little-endian mode transfers to I/O space,
B-12
little-endian mode transfers to memory space,
B-9
master-abort transaction termination,
8-15
,
13-9
memory space addressing,
8-10
MPC8240 as PCI bus master,
8-2
MPC8420 as PCI target,
8-3
nonmaskable interrupt,
3-26
,
13-9
overview,
1-14
,
8-1
PCI attribute signals,
1-19
PCI command encodings,
8-8
PCI commands
interrupt-acknowledge transaction,
8-24
special-cycle command,
8-25
PCI Local Bus SpeciTcation
,
5-8
PCI special-cycle operations,
8-26
PCI-to-ISA bridge,
13-5
processor-to-PCI read buffer (PRPRB),
7-4
processor-to-PCI-write buffers (PRPWBs),
7-5
registers
bus error status register,
5-32
,
13-8
CONFIG_ADDR register,
8-20