1
Introduction
Prelimnary
Programmable Peripheral
PSD813FN/FH
Field-Programmable Microcontroller Peripherals
with Flash Memory and Embedded Micro
Cells
TM
Key Features
The PSD813FH and PSD813FN devices are field-programmable microcontroller (MCU)
peripherals with Flash memory. These multi-chip modules (MCM) are the first two members
of a complete family of in-system-programmable (ISP) peripherals from WSI that enhance
any embedded microcontroller design. These devices will interface easily with most popular
MCUs and enable a simple two-chip solution that addresses virtually all of the MCUs
external needs. Major features provided by the PSD813FH/FN are large Flash memory,
concurrent OTP boot memory, battery backed SRAM, programmable I/O, programmable
logic, address space expansion, power management, code security, and small package
size.
A two-chip solution consisting of an MCU and a PSD813FN/FH reduces design and
manufacturing cost, reduces board space, lowers power consumption, and shortens
time-to-market while increasing design flexibility. In addition, in-system features such as
concurrent Flash read and write capability, dynamically reconfigurable I/O ports,
and low power management increases system performance and manufacturing flexibility.
New innovative
“microcontroller-macrocells”
, called Micro
Cells
TM
, bring inexpensive
programmable logic to MCU-based embedded system designs. Because the Micro
Cells
are directly connected to the MCU address/data bus, their programmable logic is
tightly coupled to the MCU software with no hardware overhead. The MCU’s ability to
communicate directly with the Micro
Cells at the flip-flop level makes PSD813FN/FH
devices ideal for popular functions such as counters, serial channels, and mailboxes. When
compared to industry standard CPLD implementation, this architecture can save 25% to
50% of the CPLD product term and macrocell resources.
The PSD813FN/FH devices are the first of WSI’s Flash PSD8XXF product family. Starting
with the PSD813FN/FH, a pin-for-pin upgrade path exists for future lower cost monolithic
PSD8XXF devices that will incorporate expanded Flash-based programmable logic, Flash
and EEPROM memory types, larger SRAM, and serial ISP using the industry standard
JTAG protocol.
J
MCM 5-volt only Flash Programmable Peripheral for Microcontroller-based
Applications
J
Solves Problems of In-System Flash Erase and Programming
– Concurrently Operating Main Memory and Boot Memory
– Resolves Microcontroller Decoding Issues During Flash Update
J
Two separate non-volatile memory arrays.
Both 1 Mbit (128 Kbytes) of Flash memory and 256 Kbits (32 Kbytes) of Separate OTP
Boot EPROM memory are available. The Boot memory allows continuous operation
of the MCU while the Flash memory is being written or erased. The Flash memory is
divided into eight 16 Kbyte sectors that can be mapped to different address spaces.
Access time is 150 ns which includes address latching and DPLD decoding.
J
Embedded On-Chip Erase and Program Algorithms for the Flash Memory.
Automatically accommodates on-chip events for writing and erasing the Flash memory.
The Flash memory is byte-programmable and can be erased sector by sector or by
entire chip. The embedded algorithms indicate completion of program or erase cycles
by using two popular methods: data polling or bit toggling. PSD813FN/FH algorithms
are compatible with the standard JEDEC single-power-supply Flash command set.
Return to Main Menu