- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361798 > W925E240 Telephone Controller PDF資料下載
參數(shù)資料
| 型號： | W925E240 |
| 英文描述： | Telephone Controller |
| 中文描述： | 電話控制器 |
| 文件頁數(shù)： | 35/66頁 |
| 文件大小： | 930K |
| 代理商： | W925E240 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁
W925E/C240
8-bit CID Microcontroller
Revision : A6
-35-
Release Date : 2002/7/2
exit from Power Down mode saves the time for waiting crystal start-up. It is useful in the low
power system which usually be awakened from a short operation then returns to Power Down
mode.
6.6
Reset
The user has several hardware related options for placing the W925E/C240 into reset condition.
In general, most register bits go to their reset value irrespective of the reset condition, but there
are few flags that initial states are dependant on the source of reset. User can recognize the
cause of reset by reading the flags. There are three ways of putting the device into reset state.
They are External reset, Power on reset and Watchdog reset.
External Reset
The device continuously samples the RESET pin at state C4 of every machine cycle. Therefore,
the RESET pin must be held for at least 2 machine cycles to ensure detection of a valid RESET
low. The reset circuitry then synchronously applies the internal reset signal. Thus, the reset is a
synchronous operation and requires the clock to be running to cause an external reset.
Once the device is in reset condition, it will remain so as long as RESET is 0. Even after RESET
is deactivated, the device will continue to be in reset state for up to two machine cycles, and then
begin program execution from 0000h. There is no flag associated with the external reset
condition. However, since some flags indicate the cause of other two reset, the external reset can
be considered as the default reset if those two flags are cleared.
Watchdog Timer Reset
The Watchdog timer is a free running timer with programmable time-out intervals. The user can
reset the watchdog timer at any time to avoid producing the flag WDIF. If the Watchdog reset is
enabled and the flag WDIF is set high, the watchdog timer reset is performed after the additional
512 clocks come. This places the device into the reset condition. The reset condition is
maintained by hardware for two machine cycles. Once the reset is removed the device will begin
execution from 0000h.
6.7
Interrupt
The W925E/C240 has a two priority levels interrupt structure with 11 interrupt sources. Each of
the interrupt sources has an individual priority bit, flag, interrupt vector and enable bit. In addition,
the interrupts can be globally enabled or disabled.
Interrupt Sources
The External Interrupts INT0 and INT1 can be either edge triggered or level triggered,
depending on bits IT0 and IT1. The bits IE0 and IE1 in the TCON register are the flags which are
checked to generate the interrupt. In the edge triggered mode of the INT0 and the INT1 inputs
are sampled in every machine cycle. If the sample is high in one cycle and low in the next, then a
high to low transition is detected and the interrupts request flag IEx in TCON is set. The flag bit
requests the interrupt. Since the external interrupts are sampled every machine cycle, they have
to be held high or low for at least one complete machine cycle. The IEx flag is automatically
cleared when the service routine is called. If the level triggered mode is selected, then the
requesting source has to hold the pin low until the interrupt is serviced. The IEx flag will not be
cleared by the hardware on entering the service routine. If the interrupt continues to be held low
even after the service routine is completed, then the processor may acknowledge another
interrupt request from the same source. Note that the external interrupts INT2 to INT3 are edge
triggered only.
The TF0, TF1 flags generate the Timer 0, 1 Interrupts. These flags are set by the overflow in the
Timer 0, Timer 1. The TF0 and TF1 flags are automatically cleared by the hardware when the
timer interrupt is serviced.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W925C625 | Telephone Controller |
| W925E625 | Telephone Controller |
| W9320 | A-Law/u-Law CODEC |
| W9320S | A-Law/u-Law CODEC |
| W942508BH | DRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W925E240FG | 功能描述:IC MCU 8-BIT W/CID 100-PQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:W925 標準包裝:250 系列:80C 核心處理器:8051 芯體尺寸:8-位 速度:16MHz 連通性:EBI/EMI，I²C，UART/USART 外圍設備:POR，PWM，WDT 輸入/輸出數(shù):40 程序存儲器容量:- 程序存儲器類型:ROMless EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:68-LCC（J 形引線） 包裝:帶卷 (TR) |
| W925E625 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:8-bit CID MICROCONTROLLER |
| W925E625FG | 功能描述:IC MCU 8-BIT W/CID 160-PQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:W925 標準包裝:250 系列:80C 核心處理器:8051 芯體尺寸:8-位 速度:16MHz 連通性:EBI/EMI，I²C，UART/USART 外圍設備:POR，PWM，WDT 輸入/輸出數(shù):40 程序存儲器容量:- 程序存儲器類型:ROMless EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:68-LCC（J 形引線） 包裝:帶卷 (TR) |
| W925EP01 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:8-BIT CID MICROCONTROLLER |
| W925EP01FG | 制造商:WINBOND 制造商全稱:Winbond 功能描述:8-BIT CID MICROCONTROLLER |
發(fā)布緊急采購，3分鐘左右您將得到回復。