- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361798 > W925E240 Telephone Controller PDF資料下載
參數(shù)資料
| 型號： | W925E240 |
| 英文描述： | Telephone Controller |
| 中文描述： | 電話控制器 |
| 文件頁數(shù)： | 37/66頁 |
| 文件大?。?/td> | 930K |
| 代理商： | W925E240 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當(dāng)前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁
W925E/C240
8-bit CID Microcontroller
EX3
EIE.1
Revision : A6
-37-
Release Date : 2002/7/2
External interrupt 3
IE3
EXIF.1
7
hardware +
software
software
hardware +
software
hardware +
software
software
4Bh
CID
CIDF
EXIF.2
ECID
EIE.2
8
53h
Divider overflow
DIVF
EXIF.3
EDIV
EIE.3
9
5Bh
Compare difference
COMPF
EXIF.4
ECOMP
EIE.4
10
63h
Watchdog timer
WDIF
WDCON.3
EWDI
EIE.5
11
(lowest)
6Bh
Ps: The flags marked as the italic font are not bit-addressable.
The interrupt flags are sampled every machine cycle. In the same machine cycle, the sampled
interrupts are polled and their priority is resolved. If certain conditions are met then the hardware
will execute an internally generated LCALL instruction which will vector the process to the
appropriate interrupt vector address. The conditions for generating the LCALL are
1. An interrupt of equal or higher priority is not currently being serviced.
2. The current polling cycle is the last machine cycle of the instruction currently being executed.
3. The current instruction does not involve a write to IP, IE, EIP or EIE registers and is not a RETI.
If any of these conditions is not met, then the LCALL will not be generated. The polling cycle is
repeated every machine cycle, with the interrupts being sampled in the same machine cycle. If an
interrupt flag is active in one cycle but not responded to, and is not active when the above
conditions are met, the denied interrupt will not be serviced. This means that active interrupts are
not remembered. Note that every polling cycle is new.
Execution continues from the vectored address until an RETI instruction is executed. On
execution of the RETI instruction, the processor pops out the top content of Stack to the PC. The
processor is not notified anything if the content of stack was changed. Note that a RET instruction
would perform exactly the same process as a RETI instruction, but it would not inform the
Interrupt Controller that the interrupt service routine is completed, and would leave the controller
still thinking that the service routine is underway.
6.8
Programmable Timers/Counters
The W925E/C240 has 2 16-bit timer/counters. There are two 8-bit registers to perform a 16-bit
counting register in every timer/counter. In timer/counter 0, TH0 is the upper 8 bits register and
TL0 is the lower 8 bits register. Similarly timer/counter 1 have two 8-bit registers, TH1 and TL1.
Each timer/counter has 4 kind of clock sources which are Fosc/4, Fosc/64, Fosc/1024 and Fs.
There are 3 operating modes in each timer/counter 0 and 1. The operating modes of timer/
counter0 is identical to timer/counter1. The overflow signal of each timer/counter is sampled at
phase 2 in every system machine cycle, therefore when the system clock and the timer/counter
clock both are from sub-oscillator, if the overflow frequency is higher than Fs/4 the overflow flag
can not be sampled correctly. Only one overflow flag can be sampled in a machine cycle others
will be missed.
MODE 0
In Mode 0, the timer/counters act as 13-bit timer/counters. The 13 bits consist of 8 bits of THx and
lower 5 bits of TLx. The upper 3 bits of TLx are ignored.
The negative edge of the clock causes the content of the TLx register to increase one. When the
fifth bit in TLx moves from 1 to 0, then the count in the THx register is incremented. When the
count in THx moves from FFh to 00h, then the overflow flag TFx is set. The counted input is
enabled only if TRx is set and either GATE=0 or
INTx
=1. When C/
T
is set to 0, then it will count
clock cycles, and if C/
T
is set to 1, then it will count 1 to 0 transitions on T0 (P3.4) for timer 0 and
T1 (P3.5) for timer 1. When the 13-bit count reaches 1FFFh, the next count will cause it to rollover
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W925C625 | Telephone Controller |
| W925E625 | Telephone Controller |
| W9320 | A-Law/u-Law CODEC |
| W9320S | A-Law/u-Law CODEC |
| W942508BH | DRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W925E240FG | 功能描述:IC MCU 8-BIT W/CID 100-PQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:W925 標(biāo)準(zhǔn)包裝:250 系列:80C 核心處理器:8051 芯體尺寸:8-位 速度:16MHz 連通性:EBI/EMI，I²C，UART/USART 外圍設(shè)備:POR，PWM，WDT 輸入/輸出數(shù):40 程序存儲器容量:- 程序存儲器類型:ROMless EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:68-LCC（J 形引線） 包裝:帶卷 (TR) |
| W925E625 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:8-bit CID MICROCONTROLLER |
| W925E625FG | 功能描述:IC MCU 8-BIT W/CID 160-PQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:W925 標(biāo)準(zhǔn)包裝:250 系列:80C 核心處理器:8051 芯體尺寸:8-位 速度:16MHz 連通性:EBI/EMI，I²C，UART/USART 外圍設(shè)備:POR，PWM，WDT 輸入/輸出數(shù):40 程序存儲器容量:- 程序存儲器類型:ROMless EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:68-LCC（J 形引線） 包裝:帶卷 (TR) |
| W925EP01 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:8-BIT CID MICROCONTROLLER |
| W925EP01FG | 制造商:WINBOND 制造商全稱:Winbond 功能描述:8-BIT CID MICROCONTROLLER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。