- 您現(xiàn)在的位置：買賣IC網 > PDF目錄372925 > XPC750EC XPC750P/D XPC750P RISC Microprocessor Hardware Specifications PDF資料下載
參數(shù)資料
| 型號： | XPC750EC |
| 英文描述： | XPC750P/D XPC750P RISC Microprocessor Hardware Specifications |
| 中文描述： | XPC750P /數(shù)XPC750P RISC微處理器硬件規(guī)格 |
| 文件頁數(shù)： | 13/52頁 |
| 文件大?。?/td> | 1274K |
| 代理商： | XPC750EC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
MOTOROLA
MPC755 RISC Microprocessor Hardware Specifications
13
Electrical and Thermal Characteristics
Figure 4 provides the mode select input timing diagram for the MPC755.
Figure 4. Mode Input Timing Diagram
Table 9. Processor Bus Mode Selection AC Timing Specifications
1
At recommended operating conditions (see Table 3)
Parameter
Symbol
2
All Speed Grades
Unit
Notes
Min
Max
Mode select input setup to HRESET
t
MVRH
8
—
t
sysclk
3, 4, 5,
6, 7
HRESET to mode select input hold
t
MXRH
0
—
ns
3, 4, 6,
7, 8
Notes:
1. All input specifications are measured from the midpoint of the signal in question to the midpoint of the rising edge
of the input SYSCLK. All output specifications are measured from the midpoint of the rising edge of SYSCLK to
the midpoint of the signal in question. All output timings assume a purely resistive 50-
load (see Figure 5). Input
and output timings are measured at the pin; time-of-flight delays must be added for trace lengths, vias, and
connectors in the system.
2. The symbology used for timing specifications herein follows the pattern of t
(signal)(state)(reference)(state)
for inputs
and t
(reference)(state)(signal)(state)
for outputs. For example, t
IVKH
symbolizes the time input signals (I) reach the valid
state (V) relative to the SYSCLK reference (K) going to the high (H) state or input setup time. And t
KHOV
symbolizes the time from SYSCLK (K) going high (H) until outputs (O) are valid (V) or output valid time. Input hold
time can be read as the time that the input signal (I) went invalid (X) with respect to the rising clock edge
(KH)—note the position of the reference and its state for inputs—and output hold time can be read as the time
from the rising edge (KH) until the output went invalid (OX).
3. The setup and hold time is with respect to the rising edge of HRESET (see Figure 4).
4. This specification is for configuration mode select only. Also note that the HRESET must be held asserted for a
minimum of 255 bus clocks after the PLL-relock time during the power-on reset sequence.
5. t
sysclk
is the period of the external clock (SYSCLK) in ns. The numbers given in the table must be multiplied by the
period of SYSCLK to compute the actual time duration (in ns) of the parameter in question.
6. Mode select signals are BVSEL, L2VSEL, PLL_CFG[0:3], and TLBISYNC.
7. Guaranteed by design and characterization.
8. Bus mode select pins must remain stable during operation. Changing the logic states of BVSEL or L2VSEL during
operation will cause the bus mode voltage selection to change. Changing the logic states of the PLL_CFG pins
during operation will cause the PLL division ratio selection to change. Both of these conditions are considered
outside the specification and are not supported. Once HRESET is negated the states of the bus mode selection
pins must remain stable.
HRESET
Mode Signals
t
MVRH
t
MXRH
VM = Midpoint Voltage (OV
DD
/2)
VM
相關PDF資料 |
PDF描述 |
|---|---|
| XPC801ZP25 | Microprocessor |
| XPC801ZP40 | Microprocessor |
| XPC821ZP40 | Microprocessor |
| XPC823ZP25 | Microprocessor |
| XPC823ZP50 | Microprocessor |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| XPC755BPX300LD | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| XPC755BPX350LD | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| XPC755BPX400LD | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| XPC755BPX400LE | 制造商:Freescale Semiconductor 功能描述: |
| XPC755BRX300LD | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
發(fā)布緊急采購，3分鐘左右您將得到回復。