參數(shù)資料
型號(hào): XPC750EC
英文描述: XPC750P/D XPC750P RISC Microprocessor Hardware Specifications
中文描述: XPC750P /數(shù)XPC750P RISC微處理器硬件規(guī)格
文件頁(yè)數(shù): 3/52頁(yè)
文件大?。?/td> 1274K
代理商: XPC750EC
MOTOROLA
MPC755 RISC Microprocessor Hardware Specifications
3
Features
1.2
Features
This section summarizes features of the MPC755 implementation of the PowerPC architecture. Major
features of the MPC755 are as follows:
Branch processing unit
— Four instructions fetched per clock
— One branch processed per cycle (plus resolving two speculations)
— Up to one speculative stream in execution, one additional speculative stream in fetch
— 512-entry branch history table (BHT) for dynamic prediction
— 64-entry, four-way set-associative branch target instruction cache (BTIC) for eliminating
branch delay slots
Dispatch unit
— Full hardware detection of dependencies (resolved in the execution units)
— Dispatch two instructions to six independent units (system, branch, load/store, fixed-point
unit 1, fixed-point unit 2, floating-point)
— Serialization control (predispatch, postdispatch, execution serialization)
Decode
— Register file access
— Forwarding control
— Partial instruction decode
Completion
— Six-entry completion buffer
— Instruction tracking and peak completion of two instructions per cycle
— Completion of instructions in program order while supporting out-of-order instruction
execution, completion serialization and all instruction flow changes
Fixed point units (FXUs) that share 32 GPRs for integer operands
— Fixed Point Unit 1 (FXU1)—multiply, divide, shift, rotate, arithmetic, logical
— Fixed Point Unit 2 (FXU2)—shift, rotate, arithmetic, logical
— Single-cycle arithmetic, shifts, rotates, logical
— Multiply and divide support (multi-cycle)
— Early out multiply
Floating-point unit and a 32-entry FPR file
— Support for IEEE standard 754 single- and double-precision floating-point arithmetic
— Hardware support for divide
— Hardware support for denormalized numbers
— Single-entry reservation station
— Supports non-IEEE mode for time-critical operations
— Three-cycle latency, one-cycle throughput, single-precision multiply-add
相關(guān)PDF資料
PDF描述
XPC801ZP25 Microprocessor
XPC801ZP40 Microprocessor
XPC821ZP40 Microprocessor
XPC823ZP25 Microprocessor
XPC823ZP50 Microprocessor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XPC755BPX300LD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
XPC755BPX350LD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
XPC755BPX400LD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
XPC755BPX400LE 制造商:Freescale Semiconductor 功能描述:
XPC755BRX300LD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor