參數(shù)資料
型號(hào): XPC750EC
英文描述: XPC750P/D XPC750P RISC Microprocessor Hardware Specifications
中文描述: XPC750P /數(shù)XPC750P RISC微處理器硬件規(guī)格
文件頁(yè)數(shù): 17/52頁(yè)
文件大?。?/td> 1274K
代理商: XPC750EC
MOTOROLA
MPC755 RISC Microprocessor Hardware Specifications
17
Electrical and Thermal Characteristics
The L2CLK_OUT timing diagram is shown in Figure 7.
Figure 7. L2CLK_OUT Output Timing Diagram
1.4.2.4
L2 Bus AC Specifications
Table 12 provides the L2 bus interface AC timing specifications for the MPC755 as defined in Figure 8 and
Figure 9 for the loading conditions described in Figure 10.
Table 12. L2 Bus Interface AC Timing Specifications
At recommended operating conditions (see Table 3)
Parameter
Symbol
All Speed Grades
Unit
Notes
Min
Max
L2SYNC_IN rise and fall time
t
L2CR
, t
L2CF
1.0
ns
1
Setup times: Data and parity
t
DVL2CH
1.2
ns
2
Input hold times: Data and parity
t
DXL2CH
0
ns
2
Valid times:
All outputs when L2CR[14–15] = 00
All outputs when L2CR[14–15] = 01
All outputs when L2CR[14–15] = 10
All outputs when L2CR[14–15] = 11
t
L2CHOV
3.1
3.2
3.3
3.7
ns
3, 4
Output hold times:
All outputs when L2CR[14–15] = 00
All outputs when L2CR[14–15] = 01
All outputs when L2CR[14–15] = 10
All outputs when L2CR[14–15] = 11
t
L2CHOX
0.5
0.7
0.9
1.1
ns
3
VM = Midpoint Voltage (L2OV
DD
/2)
L2CLK_OUTA
L2CLK_OUTB
L2 Differential Clock Mode
L2 Single-Ended Clock Mode
L2SYNC_OUT
t
L2CLK
t
CHCL
L2CLK_OUTA
VM
t
L2CR
t
L2CF
VM
VM
VM
L2CLK_OUTB
VM
VM
VM
VM
VM
t
L2CLK
L2SYNC_OUT
VM
VM
VM
VM
VM
VM
VM
VM
t
L2CSKW
t
CHCL
相關(guān)PDF資料
PDF描述
XPC801ZP25 Microprocessor
XPC801ZP40 Microprocessor
XPC821ZP40 Microprocessor
XPC823ZP25 Microprocessor
XPC823ZP50 Microprocessor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XPC755BPX300LD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
XPC755BPX350LD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
XPC755BPX400LD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
XPC755BPX400LE 制造商:Freescale Semiconductor 功能描述:
XPC755BRX300LD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor