2-26
Mindspeed Technologies
28229-DSH-001-B
CX2822x Hardware Description
CX28224/5/9 Data Sheet
JT
A
G
TRST*
Test Reset
E13
I/PU
When asserted, the internal boundary-scan logic is reset.
This pin has a pull-up resistor. Do not assert this reset
unless a clock is provided on TCK.
TCK
Test Clock
F13
I
Samples the value of TMS and TDI on its rising edge to
control the boundary scan operations.
TMS
Test Mode Select
E14
I/PU
Controls the boundary-scan Test Access Port (TAP)
controller operation. This pin has a pull-up resistor.
TDI
Test Data Input
F16
I/PU
The serial test data input. This pin has a pull-up resistor.
TDO
Test Data Output
F15
O
The serial test data output.
Fa
ct
or
yT
e
st
TestEnable
T3
I
Factory test use only, tie to VSS.
TestMode
T4
I
Factory test use only, tie to VSS.
PHY
Si
de
In
ter
fac
e
PhyIntFcSel
PHY Interface Select
R4
I
If this pin is tied low, the PHY UTOPIA Interface mode is
selected.
If this pin is tied high, the PHY Serial mode is selected (as
shown in this table).
phyURxEnb[1]*
PHY UTOPIA Receive
Enable
NC
O
This pin is a No Connect when PhyIntFcSel is tied high.
phyUTxAddr[0]
PHY UTOPIA
Transmit Address
NC
O
These pins are a No Connect when PhyIntFcSel is tied high.
phyUTxAddr[3]
NC
phyUTxAddr[4]
NC
phyUTxEnb[0]*
PHY UTOPIA
Transmit Enable
NC
O
These pins are a No Connect when PhyIntFcSel is tied high.
phyUTxEnb[1]*
NC
IM
A
C
lo
cks
IMA_SysClk
IMA Subsystem
Clock
M16
I
Most of the IMA logic circuits use this clock (or a derivative
of it). It can also be used as a T1/E1 reference clock. Refer
IMA_RefClk
IMA Subsystem
Clock
L14
I
If Ref_Xclk is to be used as a reference clock, set the
TxTRL[0]
Transmit Reference
Clock
P4
O
Transmit Reference Clocks.
TxTRL[1]
A3
Table 2-5. CX28229 Pin Descriptions (5 of 12)
Pin Label
Signal Name
No.
I/O
Description