7-38
Mindspeed Technologies
28229-DSH-001-B
Registers
CX28224/5/9 Data Sheet
0x09—HDRFIELD (Header Field Control Register)
The HDRFIELD register controls the header insertion elements.
0x0A—IDLPAY (Transmit Idle Cell Payload Control Register)
The IDLPAY register contains the transmit idle cell payload.
Bit
Default
Name
Description
70
—
Reserved, write to a logical 0.
60
—
Reserved, write to a logical 0.
50
—
Reserved, write to a logical 0.
4
0
InsGFC
When written to a logical 1, this bit inserts a Generic Flow Control (GFC) field in the
outgoing header from the TXHDR registers. When written to a logical 0, the GFC
field is not changed prior to transmission.
3
0
InsVPI
When written to a logical 1, this bit inserts a Virtual Path Identifier (VPI) field in the
outgoing header from the TXHDR registers. When written to a logical 0, the VPI field
is not changed prior to transmission.
2
0
InsVCI
When written to a logical 1, this bit inserts a Virtual Channel Identifier (VCI) field in
the outgoing header from the TXHDR registers. When written to a logical 0, the VCI
field is not changed prior to transmission.
1
0
InsPT
When written to a logical 1, this bit inserts a Payload Type (PT) field in the outgoing
header from the TXHDR registers. When written to a logical 0, the PT field is not
changed prior to transmission.
0
InsCLP
When written to a logical 1, this bit inserts a Cell Loss Priority (CLP) bit in the
outgoing header from the TXHDR registers. When written to a logical 0, the CLP
field is not changed prior to transmission.
Bit
Default
Name
Description
7
0
IdlPay[7]
These bits hold the Transmit Idle Cell Payload values for outgoing idle cells.
6
1
IdlPay[6]
5
1
IdlPay[5]
4
0
IdlPay[4]
3
1
IdlPay[3]
2
0
IdlPay[2]
1
IdlPay[1]
0
IdlPay[0]