7-56
Mindspeed Technologies
28229-DSH-001-B
Registers
CX28224/5/9 Data Sheet
0x2E—TXCELL (Transmit Cell Status Register)
The TXCELL register contains status for the cell transmitter. This register is cleared
on read.
0x2F—RXCELL (Receive Cell Status Register)
The RXCELL register contains status for the cell receiver. This register is cleared on
read.
Bit
Default
Name
Description
7
—
ParErr(1)
When a logical 1 is read, this bit indicates that a parity error was received on the
transmit UTOPIA input data octet.
6
—
SOCErr(1)
When a logical 1 is read, this bit indicates that a Start of Cell Error was received on
the UTxSOC pin (pin W12).
5
—
TxOvfl(1)
When a logical 1 is read, this bit indicates that a Transmit FIFO Overflow condition
occurred in the transmit UTOPIA FIFO.
4
—
RxOvfl(1)
When a logical 1 is read, this bit indicates that a Receive FIFO Overflow condition
occurred in the receive UTOPIA FIFO.
3
—
CellSent(1)
When a logical 1 is read, this bit indicates that a non-idle cell was formatted and
transmitted.
2
——
Reserved for factory test, ignore.
10
—
Reserved, set to a logical 0.
00
—
Reserved, set to a logical 0.
FOOTNOTE:
(1) This status indicates an event that occurred since the register was last read.
Bit
Default
Name
Description
7
—
LOCD(1)
When a logical 1 is read, this bit indicates a Loss of Cell Delineation.
6
—
HECDet(2)
When a logical 1 is read, this bit indicates that an uncorrected HEC Error was
detected.
5
—
HECCorr(2)
When a logical 1 is read, this bit indicates that a HEC Error was corrected.
4
——
Reserved, ignore this bit.
3
—
CellRcvd
When logical 1 is read, this bit indicates that a valid cell was received.
2
—
IdleRcvd(2)
When a logical 1 is read, this bit indicates that a cell with a header matching the
receive idle cell header value and mask criteria was received.
1
—
NonMatch(2)
When a logical 1 is read, this bit indicates that a cell has been rejected by the cell
screening function.
0
—
NonZerGFC(2)
When a logical 1 is read, this bit indicates that a cell with a Non-zero GFC field in the
header was received.
FOOTNOTE:
(1) This status reflects the current state of the circuit.
(2) This status indicates an event that occurred since the register was last read.