28229-DSH-001-B
Mindspeed Technologies
7
-3
CX28224/5/9 Data Sheet
Registers
0x0F
UDF2
R/W
—
UDF2 Control Register
0x10
TXHDR1
R/W
—
Transmit Cell Header Control Register 1
0x11
TXHDR2
R/W
—
Transmit Cell Header Control Register 2
0x12
TXHDR3
R/W
—
Transmit Cell Header Control Register 3
0x13
TXHDR4
R/W
—
Transmit Cell Header Control Register 4
0x14
TXIDL1
R/W
—
Transmit Idle Cell Header Control Register 1
0x15
TXIDL2
R/W
—
Transmit Idle Cell Header Control Register 2
0x16
TXIDL3
R/W
—
Transmit Idle Cell Header Control Register 3
0x17
TXIDL4
R/W
—
Transmit Idle Cell Header Control Register 4
0x18
RXHDR1
R/W
—
Receive Cell Header Control Register 1
0x19
RXHDR2
R/W
—
Receive Cell Header Control Register 2
0x1A
RXHDR3
R/W
—
Receive Cell Header Control Register 3
0x1B
RXHDR4
R/W
—
Receive Cell Header Control Register 4
0x1C
RXMSK1
R/W
—
Receive Cell Mask Control Register 1
0x1D
RXMSK2
R/W
—
Receive Cell Mask Control Register 2
0x1E
RXMSK3
R/W
—
Receive Cell Mask Control Register 3
0x1F
RXMSK4
R/W
—
Receive Cell Mask Control Register 4
0x20
RXIDL1
R/W
—
Receive Idle Cell Header Control Register 1
0x21
RXIDL2
R/W
—
Receive Idle Cell Header Control Register 2
0x22
RXIDL3
R/W
—
Receive Idle Cell Header Control Register 3
0x23
RXIDL4
R/W
—
Receive Idle Cell Header Control Register 4
0x24
IDLMSK1
R/W
—
Receive Idle Cell Mask Control Register 1
0x25
IDLMSK2
R/W
—
Receive Idle Cell Mask Control Register 2
0x26
IDLMSK3
R/W
—
Receive Idle Cell Mask Control Register 3
0x27
IDLMSK4
R/W
—
Receive Idle Cell Mask Control Register 4
0x28
ENCELLT
R/W
—
Transmit Cell Interrupt Control Register
0x29
ENCELLR
R/W
—
Receive Cell Interrupt Control Register
0x2A
—
——
Reserved, set to a logical 0
—
0x2B
—
——
Reserved, set to a logical 0
—
0x2C
TXCELLINT
R
—
Transmit Cell Interrupt Indication Control Register
0x2D
RXCELLINT
R
—
Receive Cell Interrupt Indication Control Register
0x2E
TXCELL
R
(1)
Transmit Cell Status Control Register
0x2F
RXCELL
R
(1)
Receive Cell Status Control Register
0x30
IDLCNTL
R
(2)
Idle Cell Receive Counter (low byte)
Table 7-3. Port Control and Status Registers (2 of 3)
Port Offset
Address
Name
Type
One-second
Latching
Description (Continued)
Page
Number