
28229-DSH-001-B
Mindspeed Technologies
7
-33
CX28224/5/9 Data Sheet
Registers
0x00—SUMINT (Summary Interrupt Indication Status Register)
The SUMINT register indicates the one-second interrupts, external framer interrupts,
and port summary interrupts.
Bit
Default
Name
Description
70
—
Reserved, set to a logical 0.
60
—
Reserved, set to a logical 0.
50
—
Reserved, set to a logical 0.
4
——
Reserved, set to a logical 0.
3
—
OneSecInt(1)
When a logical 1 is read, this bit indicates a One Second Interrupt. This interrupt
signifies that a rising edge occurred on the OneSecIO pin (pin R5). This interrupt is
generated for each rising edge on the OneSecIO pin.
20
—
Reserved, set to a logical 0.
1
—
TxCellInt(3)
When a logical 1 is read, this bit indicates a Transmit Cell Interrupt. This interrupt is
a summary interrupt and signifies that an interrupt indication occurred in the
TxCellInt register (0x2C).
0
—
RxCellInt(3)
When a logical 1 is read, this bit indicates a Receive Cell Interrupt. This interrupt is a
summary interrupt and signifies that an interrupt indication occurred in the
RxCellInt register (0x2D).
FOOTNOTE:
(1) This bit is cleared when this register is read in any of the eight ports.
(2) Single event—A 1 to 0 transition on the corresponding pin causes this interrupt to occur, provided that this interrupt has been
enabled by the corresponding enable bit. Reading this interrupt register clears this interrupt.
(3) This bit is a summary indication of any interrupt events that occurred in the indicated registers. This bit is a pointer to the next
interrupt indication register to be read. This bit will be cleared when the interrupt bits in the corresponding interrupt indication
registers are read and automatically cleared.