參數(shù)資料
型號(hào)： GT-48004A
廠商： Galileo Technology Services, LLC
英文描述： Four Port Switched Fast Ethernet Controller(四端口、交換式快速以太網(wǎng)控制器)
中文描述： 四端口交換式快速以太網(wǎng)控制器（四端口，交換式快速以太網(wǎng)控制器）
文件頁(yè)數(shù)： 27/106頁(yè)
文件大?。?/td> 953K
代理商： GT-48004A
GT-48004A Four Port Switched Fast Ethernet Controller
27
Revision 1.0
N:\Marketing\Docs\Archive\48004A\DATASHEET\Rev 1.0\484ads10.fm
Figure 6: CPU Memory Data Structure
The data structure components are the following:
CPU Base Address Register (CBA)1 - A register that points to the beginning of a sixteen block area in CPU
memory.
CPU Base Address Shadow Register (CBAS) - A second register that holds a pointer to a second sixteen
block area in the CPU main memory. The value in the Shadow register propagates into the Base Address reg-
ister after sixteen packets are transferred to the main memory.
Buffer Area - The CPU buffer area consists of 16 blocks of 2Kbytes each. The first word (Word #0) of each
block contains the Sniffer Indication [31], EASE indication [17:15], Source Port numbers [14:12], Byte Count
(bits [11:1]), and the Valid bit (bit 0). These bits are written as the END_OF_PACKET (Section 11.3.10) mes-
sage transferred from the source GT-48004A to the CPU at the end of a valid packet transfer. Words 1 to 7 are
left empty for user purposes.
The communication between the GT-48004A and the CPU follows this sequence:
1.
CPU updates the CBA (1st write to 0x140034).
2.
CPU updates the CBAS (2nd write to 0x140034).
3.
GT-48004A transfers 16 packets to the CPU main memory and asserts the Int* at the end of each packet transfer.
4.
The CPU must count sixteen interrupts and then update the Shadow register in the GT-48004A (write to
0x140034). Also, the BufWrap interrupt can be checked instead of counting sixteen interrupts.
Steps 3-4 are repeated. The packet transfer to the CPU is done as follows:
1.
The incoming packet is fed to the Rx FIFO and is transferred to an empty block in the Receive Buffer area of
1. Assuming CBA and CBAS have already been written to, any writes to 0x140034 will update the CBAS register ONLY. In other words,
CBA can only be updated on the first write, and after 16 packets have been written to the CPU where the CBA will take the value of the
CBAS.
Block #1
Block #2
Block #16
0
1
2
3
n-1
n
31
0
Word#8,
BASE ADDRESS
REGISTER
Byte#32
GT-48004A
CPU Memory
BASE ADDRESS
SHADOW
S
31
EASE
17
15
SP
14 12
BC
V
11
1
0
Word#0,
Byte#0
相關(guān)PDF資料
PDF描述
GT-48006A Low Cost Two Port 10/100Mbps Ethernet Bridge/Switch Controller(低成本、雙端口10/100Mbps以太網(wǎng)橋式/交換式控制器)
GT-48207 Advanced Switched Ethernet Controllers for 10+10/100 BaseX(高級(jí)交換式 10+10/100 BaseX以太網(wǎng)控制器)
GT-48208 Advanced Switched Ethernet Controllers for 10+10/100 BaseX(高級(jí)交換式 10+10/100 BaseX以太網(wǎng)控制器)
GT-48212 Advanced Switched Ethernet Controllers for 10+10/100 BaseX(高級(jí)交換式 10+10/100 BaseX以太網(wǎng)控制器)
GT-64010A System Controller with PCI Interface for R4XXX/ R5000 Family CPUs(帶PCI接口用于R4XXX/ R5000 系列 CPUs的系統(tǒng)控制器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GT482 制造商:CORNELL DUBILIER ELECTRONICS 功能描述:Cap Ceramic 82pF 3000V SL 5% (12 X 6mm) Radial 9.5mm 85°C
GT48212-A6-PBB1C000 制造商:Marvell 功能描述:
GT48212-A6-PBB-C000 制造商:Marvell 功能描述:12 PORT E + 2 PORT FE SWITCH (MANAGED) - Trays
GT48300-A1-BBE1C083 制造商:Marvell 功能描述:Marvell GT48300-A1-BBE1C083
GT48300-A1-BBE-C000 制造商:Marvell 功能描述:Marvell GT48300-A1-BBE-C000
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*