參數(shù)資料
型號: GT-48004A
廠商: Galileo Technology Services, LLC
英文描述: Four Port Switched Fast Ethernet Controller(四端口、交換式快速以太網(wǎng)控制器)
中文描述: 四端口交換式快速以太網(wǎng)控制器(四端口,交換式快速以太網(wǎng)控制器)
文件頁數(shù): 78/106頁
文件大小: 953K
代理商: GT-48004A
GT-48004A Four Port Switched Fast Ethernet Controller
73
Revision 1.0
N:\Marketing\Docs\Archive\48004A\DATASHEET\Rev 1.0\484ads10.fm
19.
Interrupts
The GT-48004A signals interrupts to a management CPU via the PCI INTA# pin. Interrupts are maskable through the
Interrupt Mask register and the interrupt source is determined through the Interrupt Cause register. The Interrupt Mask
register defaults to masking all interrupts. A ‘0’ in the appropriate bit means that particular interrupt will be masked. A ‘1’
in the appropriate bit means that particular interrupt will not be masked. The default is that all interrupts are masked.
Interrupts are cleared by writing ‘0’ to the corresponding bit in the Interrupt Cause register. Writing ‘1’ to a bit in the
Cause register has no effect.
NOTE: There is an Interrupt Cause and Mask register in each FEU. The interrupts requested by each FEU are ORed
before being brought out to the package pin.
20.
RESET Configuration
The GT-48004A uses several pins as configuration inputs to set certain parameters following a RESET. The definition
of the configuration pins changes immediately after RESET to their usual function.
20.1
Configuration Pins
Configuration pins must be pulled up or down externally at RESET to select the desired operational parameter. The
recommended value of the pull-up/down resistors is 4.7K ohms. Table 34 shows the configuration pins for the GT-
48004A.
20.2
Configuration Input Timings
The configuration inputs have two timing requirements:
setup/hold time to clock (as any synchronous input)
setup of at least 10 clock cycles before RESET de-assertion (rising edge).
You can guarantee these parameters by using resistors to strap the configuration pins and delaying RESET de-asser-
Table 34: RESET Pin Strapping Options
Pin
Co nf igur at ion Fu nct i on
A/BDAddr[4:0]
Device Number: Each FEU must have a different device number.
A/BDAddr[5]
DRAM Size for FEU
0-
1-
2Mbyte
1Mbyte
A/BDAddr[6]
Half/Full Duplex Mode for Port 0/2
0-
1-
Half Duplex
Full Duplex
A/BDAddr[7]
Half/Full Duplex Mode for Port 1/3
0-
1-
Half Duplex
Full Duplex
A/BDAddr[8]
DRAM Type for each FEU
0-
1-
Reserved
EDO
LEDMode*
LED Mode
0-
1-
LEDMode 0
LEDMode 1
ForceLinkPass*
Force Link Pass
0-
1-
Read Link Status from the PHY via SMI
Force Link Status to “l(fā)ink is up”
相關(guān)PDF資料
PDF描述
GT-48006A Low Cost Two Port 10/100Mbps Ethernet Bridge/Switch Controller(低成本、雙端口10/100Mbps以太網(wǎng)橋式/交換式控制器)
GT-48207 Advanced Switched Ethernet Controllers for 10+10/100 BaseX(高級交換式 10+10/100 BaseX以太網(wǎng)控制器)
GT-48208 Advanced Switched Ethernet Controllers for 10+10/100 BaseX(高級交換式 10+10/100 BaseX以太網(wǎng)控制器)
GT-48212 Advanced Switched Ethernet Controllers for 10+10/100 BaseX(高級交換式 10+10/100 BaseX以太網(wǎng)控制器)
GT-64010A System Controller with PCI Interface for R4XXX/ R5000 Family CPUs(帶PCI接口用于R4XXX/ R5000 系列 CPUs的系統(tǒng)控制器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GT482 制造商:CORNELL DUBILIER ELECTRONICS 功能描述:Cap Ceramic 82pF 3000V SL 5% (12 X 6mm) Radial 9.5mm 85°C
GT48212-A6-PBB1C000 制造商:Marvell 功能描述:
GT48212-A6-PBB-C000 制造商:Marvell 功能描述:12 PORT E + 2 PORT FE SWITCH (MANAGED) - Trays
GT48300-A1-BBE1C083 制造商:Marvell 功能描述:Marvell GT48300-A1-BBE1C083
GT48300-A1-BBE-C000 制造商:Marvell 功能描述:Marvell GT48300-A1-BBE-C000