- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67672 > GT-48004A (Galileo Technology Services, LLC) Four Port Switched Fast Ethernet Controller(四端口、交換式快速以太網(wǎng)控制器) PDF資料下載
參數(shù)資料
| 型號： | GT-48004A |
| 廠商： | Galileo Technology Services, LLC |
| 英文描述： | Four Port Switched Fast Ethernet Controller(四端口、交換式快速以太網(wǎng)控制器) |
| 中文描述： | 四端口交換式快速以太網(wǎng)控制器（四端口，交換式快速以太網(wǎng)控制器） |
| 文件頁數(shù)： | 56/106頁 |
| 文件大小： | 953K |
| 代理商： | GT-48004A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁當(dāng)前第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁
GT-48004A Four Port Switched Fast Ethernet Controller
53
Revision 1.0
N:\Marketing\Docs\Archive\48004A\DATASHEET\Rev 1.0\484ads10.fm
13.3.4 Auto-Negotiation, Software Detection
Auto-negotiation is enabled or disabled via a hardware pin. The status of auto-negotiation (enabled or disabled) can be
indirectly evaluated via software. When auto-negotiation is enabled, the CPU does not have write control to the duplex
mode bit in the port control register of both ports. The CPU only has read access of these bits. Therefore, if a CPU can
write modify these bits, and then read these bits to detect a change, it can conclude that auto-negotiation is DIS-
ABLED. Otherwise, if it cannot change the value of these bits, it can conclude that auto-negotiation is ENABLED. To
avoid detecting changes in this bit during an auto-negotiation cycle, this write/modify/read should be done several
times.
13.4
Backoff Algorithm Options
The GT-48004A implements the truncated exponential backoff algorithm defined by the 802.3 standard. Aggressive-
ness of the backoff algorithm used by all of the ports is controlled by the Limit4 pin. Limit4 controls the number of con-
secutive packet collisions that will occur before the consecutive collision counter is reset. When Limit4 is LOW, the GT-
48004A resets the collision counter after 16 consecutive retransmit trials, restarts the backoff algorithm, and continues
to try and retransmit the frame. A packet which is endlessly colliding on re-transmits will continue to be re-transmitted
forever, only changing backoff intervals. The GT-48004A supports port partitioning on consecutive collisions, a mode
which must be enabled by the CPU. The retransmission is done from the data already stored in the DRAM. In the case
of a successful transmission, the GT-48004A is ready to transmit any other frames queued in its transmit FIFO within
the minimum IPG of the link.
When Limit4 is HIGH, the GT-48004A will reset its collision counter and restarts the backoff algorithm after 4 consecu-
tive transmit trials. This results in the GT-48004A being more aggressive in acquiring the media following a collision.
This will result in better overall switch throughput (less packet loss) in standardized tests. Limit4 can be toggled during
switch operation.
13.5
Data Blinder
The data blinder field (DataBlind in the Serial Parameters register) sets the period of time during which the port does
not look at the wire to decide to transmit (inhibit time.) The default value is 32 bit times.
13.6
Inter-Packet Gap (IPG)
IPG is the idle time between any two successive packets from the same port. The default (from the standard) is 9.6uS
for 10Mbps Ethernet and 960nsec for 100-Mbps Fast Ethernet. Note that the IPG can be made smaller or larger than
the Ethernet standards by programming. Making the IPG smaller can improve test scores at the cost of Ethernet com-
patibility (a trick used by many vendors during head-to-head magazine tests.) We do not recommend this mode of
operation, however, as it violates IEEE standards.
IPG is programmable in the Serial Parameters register.
13.7
10/100 Mbps MII Transmission
When the GT-48004A has a frame ready for transmission, it samples the link activity. If the RxDV signal is inactive (no
activity on the link), and the Inter-packet gap (IPG) counter has expired, frame transmission begins. The data is trans-
mitted via pins TxD[3:0] of the transmitting port, clocked on the rising edge of TxClk. The signal TxEn is asserted at this
same time. In the case of collision, the PHY asserts the CoL signal on the GT-48004A which will then stop transmitting
the frame and append a jam sequence onto the link. After the end of a collided transmission, the GT-48004A will back
off and attempt to retransmit once the backoff counter expires.
A waveform of the signals which are synchronous to TxClk (TxD0[3:0], TxD1[3:0], TxEn[1:0]) is shown in Figure 10.
The actual delay times of the GT-48004A are tighter than the IEEE 802.3u standard, clause 22.3.1, as shown in Table
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GT-48006A | Low Cost Two Port 10/100Mbps Ethernet Bridge/Switch Controller(低成本、雙端口10/100Mbps以太網(wǎng)橋式/交換式控制器) |
| GT-48207 | Advanced Switched Ethernet Controllers for 10+10/100 BaseX(高級交換式 10+10/100 BaseX以太網(wǎng)控制器) |
| GT-48208 | Advanced Switched Ethernet Controllers for 10+10/100 BaseX(高級交換式 10+10/100 BaseX以太網(wǎng)控制器) |
| GT-48212 | Advanced Switched Ethernet Controllers for 10+10/100 BaseX(高級交換式 10+10/100 BaseX以太網(wǎng)控制器) |
| GT-64010A | System Controller with PCI Interface for R4XXX/ R5000 Family CPUs(帶PCI接口用于R4XXX/ R5000 系列 CPUs的系統(tǒng)控制器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GT482 | 制造商:CORNELL DUBILIER ELECTRONICS 功能描述:Cap Ceramic 82pF 3000V SL 5% (12 X 6mm) Radial 9.5mm 85°C |
| GT48212-A6-PBB1C000 | 制造商:Marvell 功能描述: |
| GT48212-A6-PBB-C000 | 制造商:Marvell 功能描述:12 PORT E + 2 PORT FE SWITCH (MANAGED) - Trays |
| GT48300-A1-BBE1C083 | 制造商:Marvell 功能描述:Marvell GT48300-A1-BBE1C083 |
| GT48300-A1-BBE-C000 | 制造商:Marvell 功能描述:Marvell GT48300-A1-BBE-C000 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。