參數(shù)資料
型號： GT-48004A
廠商： Galileo Technology Services, LLC
英文描述： Four Port Switched Fast Ethernet Controller(四端口、交換式快速以太網(wǎng)控制器)
中文描述： 四端口交換式快速以太網(wǎng)控制器（四端口，交換式快速以太網(wǎng)控制器）
文件頁數(shù)： 36/106頁
文件大小： 953K
代理商： GT-48004A
GT-48004A Four Port Switched Fast Ethernet Controller
35
Revision 1.0
N:\Marketing\Docs\Archive\48004A\DATASHEET\Rev 1.0\484ads10.fm
11.
GalNet Messaging Protocol
The GalNet Messaging Protocol is comprised of the messages passed over the PCI bus between
GalNet family members
a GalNet family member and a CPU
.The messages are encoded in both the address and the data phases of the PCI transfers. Five groups of messages
that are currently defined: NEW_ADDRESS, BUFFER_REQUEST, START_OF_PACKET, PACKET_TRANSFER, and
END_OF_PACKET.
GalNet messages are write-only (request/response). For example, a GalNet device that needs to transfer data to
another GalNet chip starts the transfer by requesting a buffer (BUFFER_REQUEST) from the target. The target
responds with an address to which the packet should be transferred to (START_OF_PACKET).
The GalNet messaging protocol allows messages to be interleaved. For example, a device may send out multiple
BUFFER_REQUEST messages to other devices before receiving a START_OF_PACKET message reply.
Write only messaging was used since it better utilizes PCI bus bandwidth. Reads on the PCI bus tend to stall the bus,
and the reading device thereby degrading overall system performance.
Please note that there are subtle differences in the GalNet message format when transferring messages between
devices (Section 11.2) and between a device and a CPU (Section 11.3).
11.1
GalNet Protocol Region
All GalNet devices in a system must reside within a single 128Mbyte region in the PCI memory address space known
as the GalNet Protocol Region (GPR). The base address of the GPR is set in bits 31:27 of the DRAM/Internal Base
Address Register at offset 0x10 in the GT-48004A’s PCI configuration header.1 All GalNet devices in a system MUST
have the same value in this field. GalNet devices default to a value of ‘00001’ in the GPR bits following RESET.
Each GalNet device in the system occupies a separate 4Mbyte “slice” of the GalNet Protocol Region. This “slice” is
decoded by the Device Number field in the DRAM/Internal Base Address Register (bits 26:22). The individual device’s
address space is further divided by the DRAM/Register bit (bit 21). This bit determines whether an access to a target
device is directed to the DRAM array or to the registers.
1. Offset 0x10 in the PCI configuration register is known as Base Address Register 0 for standard PCI devices.
相關(guān)PDF資料
PDF描述
GT-48006A Low Cost Two Port 10/100Mbps Ethernet Bridge/Switch Controller(低成本、雙端口10/100Mbps以太網(wǎng)橋式/交換式控制器)
GT-48207 Advanced Switched Ethernet Controllers for 10+10/100 BaseX(高級交換式 10+10/100 BaseX以太網(wǎng)控制器)
GT-48208 Advanced Switched Ethernet Controllers for 10+10/100 BaseX(高級交換式 10+10/100 BaseX以太網(wǎng)控制器)
GT-48212 Advanced Switched Ethernet Controllers for 10+10/100 BaseX(高級交換式 10+10/100 BaseX以太網(wǎng)控制器)
GT-64010A System Controller with PCI Interface for R4XXX/ R5000 Family CPUs(帶PCI接口用于R4XXX/ R5000 系列 CPUs的系統(tǒng)控制器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GT482 制造商:CORNELL DUBILIER ELECTRONICS 功能描述:Cap Ceramic 82pF 3000V SL 5% (12 X 6mm) Radial 9.5mm 85°C
GT48212-A6-PBB1C000 制造商:Marvell 功能描述:
GT48212-A6-PBB-C000 制造商:Marvell 功能描述:12 PORT E + 2 PORT FE SWITCH (MANAGED) - Trays
GT48300-A1-BBE1C083 制造商:Marvell 功能描述:Marvell GT48300-A1-BBE1C083
GT48300-A1-BBE-C000 制造商:Marvell 功能描述:Marvell GT48300-A1-BBE-C000
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*