- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69015 > M37920FCCGP 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | M37920FCCGP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100 |
| 封裝： | 14 X 20 MM, 0.65 MM PITCH, PLASTIC, QFP-100 |
| 文件頁數(shù)： | 127/158頁 |
| 文件大小： | 1261K |
| 代理商： | M37920FCCGP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁當前第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁
M37920FCCGP, M37920FCCHP
M37920FGCGP, M37920FGCHP
PRELIMINAR
Y
Notice:
This
is not
a final
specification.
Some
parametric
limits
are
subject
to change.
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION
MITSUBISHI MICROCOMPUTERS
70
DMA CONTROLLER
The DMA (direct memory access) controller is a 4-channel controller
which provides high-speed data transfers from memory to memory,
memory to input/output ports of external devices (herein referred to
as external I/O), and external I/O to memory without using the CPU.
Figure 65 shows the block diagram of the DMA controller, Figure 66
shows the DMA control-related register memory map, and Figure 67
shows the bit configuration of the DMAC control registers L and H.
DMA transfers are performed by the DMA control circuit via the bus
interface unit (BIU).
Each of DMAC control registers L and H consists of 8 bits. For
DMAC control register L, bit 0 is the priority select bit, and bit 1 is the
TC pin validity bit. Bits 4 to 7 are DMAi request bits (i = 0 to 3). Read-
ing these bits indicates whether a DMA request for each channel has
occurred or not. For DMAC control register H, bits 0 to 3 are software
DMA request bits, and each of them is used to generate a DMA re-
quest by software. Bits 4 to 7 are DMAi enable bits (i = 0 to 3). The
DMA request is accepted only when the corresponding DMAi enable
bit is set to “1”. All of these DMAi enable bits are cleared to “0” after
reset removal.
Figure 68 shows the bit configuration of the DMAi control register (i =
0 to 3). Each channel of the DMAi control register consists of 8 bits.
Bits 0 to 3 are DMA request source select bits.
Bit 4 determines whether the edge or level sense function is to be
used for selecting a request source from pin DMAREQi (DMA re-
quest input). Bit 5 is the DMAACKi validity bit. When bit 5 is “0”, pin
DMAACKi (the DMA acknowledge signal output pin) is invalid; when
“1”, pin DMAACKi is valid.
Figure 69 shows the bit configuration of the DMAi mode registers L
and H. Each channel of both registers consists of 8 bits. Refer to the
corresponding section for more details.
Pin description
Pins DMAREQi, DMAACKi, TC are used for DMA transfers.
Pin DMAREQi is a DMA request input pin. Port pins P61, P63, P65,
and P66 are multiplexed with pins DMAREQ0, DMAREQ1,
DMAREQ2 and DMAREQ3, respectively. These pins are used in or-
der to request a DMA transfer from the external.
When the DMA request source select bits (bits 0 to 3) of the DMAi
control register are set to “0001”, the input signal from this pin be-
comes the DMA request signal. In order to use any of the above pin
as pin DMAREQi, be sure to set the corresponding bit of the port P6
direction register to the input mode.
Pin DMAACKi is the DMA acknowledge signal output pin. Port pins
P60, P62, P64 are multiplexed with pins DMAACK0, DMAACK1, and
DMAACK2, respectively. When bit 5 (DMAACKi validity bit) of the
DMAi control register for each channel is set to “1”, pin DMAACKi
serves as the output-only pin for signal DMAACKi. (DMA3 is not
equipped with pin DMAACKi.) During DMA transfer, the operating
channel acknowledge signal is output regardless of the data transfer
method (the 1-bus cycle transfer or 2-bus cycle transfer). When the
acknowledge signal is not needed, clear the DMAACKi validity bit to
“0”, so that pin DMAACKi can serve as an I/O pin.
Pin TC is a terminal count pin and is multiplexed with port pin P42.
Pin TC is valid when “1” has been written to bit 1 of the DMAC con-
trol register L. At this time, pin TC serves as the N-channel open
drain output pin. When the value of the transfer counter register or
transfer block counter is “0”, pin TC outputs “L” level for 1 cycle of
φ1.
Furthermore, when the TC pin validity bit is “1”, any ongoing channel
DMA transfer can be cancelled by changing the input level at pin TC
from “H” to “L”.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M38039MFL-XXXWG | 8-BIT, MROM, 16.8 MHz, MICROCONTROLLER, PBGA64 |
| M38039FFLSP | 8-BIT, FLASH, 16.8 MHz, MICROCONTROLLER, PDIP64 |
| M38039FFLKP | 8-BIT, FLASH, 16.8 MHz, MICROCONTROLLER, PQFP64 |
| M38049FFLWG | 8-BIT, FLASH, 16.8 MHz, MICROCONTROLLER, PBGA64 |
| M38102M5-XXXSP | 8-BIT, MROM, 4.19 MHz, MICROCONTROLLER, PDIP64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M37920FCCHP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION |
| M37920FGCGP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION |
| M37920FGCHP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION |
| M37920S4CGP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:16 BIT CMOS MICROCOMPUTER |
| M37P75C4P3 | 功能描述:汽車連接器 Pin Contact RoHS:否 制造商:Amphenol SINE Systems 產(chǎn)品:Contacts 系列:ATP 位置數(shù)量: 型式:Female 安裝風格: 端接類型: 觸點電鍍:Nickel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。