- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69015 > M37920FCCGP 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號(hào)： | M37920FCCGP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100 |
| 封裝： | 14 X 20 MM, 0.65 MM PITCH, PLASTIC, QFP-100 |
| 文件頁(yè)數(shù)： | 64/158頁(yè) |
| 文件大?。?/td> | 1261K |
| 代理商： | M37920FCCGP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)當(dāng)前第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)
Corrections and Supplementary Explanation for M37920FxC Datasheet (REV.A) NO.4
Page
Error
Correction
(4/6)
Page 92,
Left column,
Lines 28, 29
selected.
Bit 2 of the DRAM control register is the access mode
select bit. When bit 2 is “0”, normal access is selected,
when it is “1”, fast page access is selected. When the fast
page access is selected, the access supporting the fast
page access mode of DRAM is performed, if the range
which can be specified with the same row address is
continuously accessed. If the row address changes
during the fast page access, the new row addresses will
be output again after that fast page access is terminated.
Then, the fast page access will restart.
Figure 93 shows an operating waveformexample of the
DRAM control signals and address bus in the fast page
access.
Bit 4 of the DRAM
selected.
Bit 4 of the DRAM
DRAM control register
0
1
Access mode select bit
0: Normal access
1: Fast page access
2
Page 95,
Fig. 90
DRAM control register
0
1
Fix this bit to “0”.
2
00
0
Operating waveform example of DRAM control signals
and address bus in fast page access
(Deleted)
Page 117,
Right column,
Lines 15 to 17
area if the user uses the flash memory serial I/O mode.
Note that, when the boot ROM area is read
area if the user uses the flash memory serial I/O mode.
Addresses FFB016 to FFBF16 are the reserved area for
the serial programmer. Therefore, when the user uses
the flash memory serial I/O mode, do not program to this
area.
Note that, when the boot ROM area is read
M37920F8CGP, M37920F8CHP : block configuration of
internal flash memory
(Deleted)
Page 118
RESET;
[Function]
The reset input pin. Input “H” after “L” is input.
The reset input pin.
P42;
[Function]
This is an I/O pin for serial data.
This is an I/O pin for serial data. Connect this pin to VCC
via a resistor (about 1 k
).
This is an input pin for a serial clock. Connect this pin to
VCC via a resistor (about 1 k
).
This is an input pin for a serial clock.
P44;
[Function]
NMI;
[Function]
Input “H”.
Input “H”, or leave this pin open.
Page 122,
Boot mode
program the user ROM area.
After reset removal, be sure not to change the status at
pins MD0 and MD1.
(Lines 22, 23)
Page 122,
Fig. 120,
Note 4
4: Valid only when bit 1 = “1”. Set bit 3 to “1” (reset), and
then clear to “0”.
4: Valid only when bit 1 = “1”. Set bit 3 to “1” (reset), and
then clear to “0”. This bit 3 must be controlled with the
CPU reprogramming mode select bit (bit 1) = “1”.
Page 99,
Right column,
Lines 1 to 3
When the waveform output select bits are set to “11” (bit 1
= bit 0 = “1”), RTP13 to RTP10, RTP03, and RTP02
become pulse output port pins.
When the waveform output
When the waveform output select bits are set to “11” (bit 1
= bit 0 = “1”), pulse output port pins are divided into two
groups; one consists of RTP13 to RTP10, RTP03, RTP02
and the other consists of RTP01 and RTP00.
When the waveform output
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M38039MFL-XXXWG | 8-BIT, MROM, 16.8 MHz, MICROCONTROLLER, PBGA64 |
| M38039FFLSP | 8-BIT, FLASH, 16.8 MHz, MICROCONTROLLER, PDIP64 |
| M38039FFLKP | 8-BIT, FLASH, 16.8 MHz, MICROCONTROLLER, PQFP64 |
| M38049FFLWG | 8-BIT, FLASH, 16.8 MHz, MICROCONTROLLER, PBGA64 |
| M38102M5-XXXSP | 8-BIT, MROM, 4.19 MHz, MICROCONTROLLER, PDIP64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M37920FCCHP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION |
| M37920FGCGP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION |
| M37920FGCHP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION |
| M37920S4CGP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:16 BIT CMOS MICROCOMPUTER |
| M37P75C4P3 | 功能描述:汽車連接器 Pin Contact RoHS:否 制造商:Amphenol SINE Systems 產(chǎn)品:Contacts 系列:ATP 位置數(shù)量: 型式:Female 安裝風(fēng)格: 端接類型: 觸點(diǎn)電鍍:Nickel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。