
PEB 2255
FALC-LH V1.3
T1/J1 Registers
Data Sheet
2
8
5
2000-07
SICS…
System Interface Channel Select
Applicable only if bit FMR1.IMOD (
4
-MHz system interface) is
cleared.
0
…
Received data is output on port RDO in the first channel phase.
Data in the second channel phase is tristated.
Data on pin
X
DI is sampled in the first channel phase only. Data in the
second channel phase is ignored.
1
…
Received data is output on port RDO in the second channel
phase. Data in the first channel phase is tristated.
Data on pin
X
DI is sampled in the second channel phase only. Data
in the first channel phase is ignored.
CRCI…
Automatic CRC6 Bit Inversion
If set, all CRC bits of one outgoing extended multiframe are inverted
in case a CRC error is flagged for the previous received multiframe.
This function is logically ORed with RC0.
X
CRCI.
X
CRCI…
Transmit CRC6 Bit Inversion
If set, the CRC bits in the outgoing data stream are inverted before
transmission. This function is logically ORed with RC0.CRCI.
RDIS…
Receive Data Input Sense
Only applicable for dual rail mode (LIM1.DRS
=
1).
0
…
Inputs: RDIP, RDIN active low, input ROID is active high
1
…
Inputs: RDIP, RDIN active high, input ROID is active low
RCO2…RCO0… Receive Offset/Receive Frame Marker Offset
Depending on bit SIC2.SRFSO this bit enables different functions:
Receive Clock-Slot Offset
(SIC2.SRFSO
=
0)
Initial value loaded into the receive bit counter at the trigger edge of
SCL
K
R when the synchronous pulse on port S
Y
PR is active. Setting
of SIC1.SRSC enforces programming the offset values in a range of
0 to 1
9
2 bits with RCO0 always cleared.
Receive Frame Marker Offset
(SIC2.SRFSO
=
1)
Offset programming of the receive frame marker which is output on
port S
Y
PR. The receive frame marker could be activated during any
bit position of the current frame.
Calculation of the value
X
of the “Receive Counter Offset” register
RC1/0 depends on the bit position BP which should be marked and
SCL
K
R:
X =
(2BP) mod 386
, for SCL
K
R
=
1.5
44
MHz