
PSB 7280
Semiconductor Group
118
Data Sheet 1998-07-01
Status Register
STAR
Read
Address 20
H
Bit 7
XDOV
Bit 0
STAR
XFW
XCEC
RCEC
BSY
RNA
STR
STX
XDOV
Transmit Data Overflow
Indicates that more than 32 bytes have been written into the transmit FIFO.
Set:
In the write cycle of the 33 byte.
Reset: After reading STAR register, XRES or hardware reset.
Transmit FIFO Write Enable
Data can be entered into the transmit FIFO.
Set:
After the XF command execution has been finished, after XRES,
after hardware reset.
Reset: After XF command has been given.
Transmitter Command Executing
If ‘1’, a command is currently executed by the transmitter and no further
command may be written into the XCMD register. When ‘0’, a new command
may be entered into XCMD.
Set:
After a new command has been written to the XCMD register
(with the rising edge of WR).
Reset: After the new command has been executed, after hardware reset.
Reveiver Command Executing
If ‘1’, a command is currently executed by the receiver and no further
command may be written into the RCMD register. When ‘0’, a new
command may be entered into RCMD.
Set:
After a new command has been written to the RCMD register (with
the rising edge of WR).
Reset: After the new command has been executed, after hardware reset.
Busy state in the receive channel
A ‘0’ indicates an “idle” state.
Set:
After a ‘0’ has been received, after RRES, after hardware reset.
Reset: After 15 consecutive ones have been received.
Receive channel Not Active
Indicates whether flags/frames are being received on the line (0) or not (1).
Set:
After 7 consecutive ones are received on the line.
Reset: After each received 0, after RRES, after hardware reset.
XFW
XCEC
RCEC
BSY
RNA