參數(shù)資料
型號: PSB7280
廠商: SIEMENS A G
元件分類: 消費家電
英文描述: Joint Audio Decoder-Encoder
中文描述: SPECIALTY CONSUMER CIRCUIT, PQFP100
文件頁數(shù): 69/190頁
文件大?。?/td> 2177K
代理商: PSB7280
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁當前第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁
PSB 7280
Semiconductor Group
69
Data Sheet 1998-07-01
bytes (including the status byte) stored in the receive FIFO can be read out from the
receive byte count register. The receive frame status and receive byte count information
is valid after the occurrence of the RME interrupt status, and remains valid until the
software issues an acknowledgement via RMC.
In the case of frames at least 64 bytes long, the controlling software will repeatedly be
prompted by RPF to read out the FIFO in blocks of 32 bytes (except the final block). After
reading each data block, it is acknowledged RMC, which releases the FIFO. The
availability of the remainder block of length 0 to 31 bytes (excluding the status byte) is
reported via RME instead of RPF.
In the case of several consecutive short frames, the number of frames that can be stored
is only limited by the FIFO size. After an RME interrupt status, one frame is available in
the FIFO for reading. Through the RMC command the next frame is copied in the
accessible half and the corresponding space is freed in the upper (inaccessible) half.
Bits 0 - 4 of the RBC register represent the number of bytes stored in the RFIFO. Bits
5 - 15 indicate the total number of 32-byte blocks which were stored before the reception
of the remainder block.
If a frame cannot be stored due to a full FIFO, the RFO interrupt status is generated.
The RMD command is used to disable the reception of the rest of a frame after the
controlling software has checked that the frame is to be discarded (e.g. because of a
wrong address, or because of inability to process it).
Note: Only minimum length check (16 bits between flags) is performed on the receive
frame.
Details on the Operation of the HDLC Transmitter
The transmit FIFO size is 2
×
32-bytes. One half is connected with the transmit shift
register while the other half is accessible via the controlling software.
The interrupt status bits pertaining to the HDLC transmitter are:
XPR
Transmit Pool Ready
One data block may be entered into the transmit FIFO.
Transmit Data Underrun
Transmitted frame was terminated with an abort sequence because no data
was available in the transmit FIFO and yet no XME command has been
issued.
All Sent
When ‘1’, indicates that the last bit of a frame has been transmitted on the
line and that both parts of XFIFO are empty (in either HDLC or transparent
mode).
XDU
ALLS
相關(guān)PDF資料
PDF描述
PSB8510-1P Programmable Dialing Circuit
PSB8510-1T Programmable Dialing Circuit
PSB8510-6P Programmable Dialing Circuit
PSB8510-6T Programmable Dialing Circuit
PSB8510-xP Programmable Dialing Circuit
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PSB7280FV3.1 制造商:Rochester Electronics LLC 功能描述:- Bulk
PSB7280FV3.1D 制造商:Rochester Electronics LLC 功能描述:- Bulk
PSB7300AGDW 制造商:Infineon Technologies AG 功能描述:
PSB75 制造商:POWERSEM 制造商全稱:POWERSEM 功能描述:Single Phase Rectifier Bridges
PSB7501 ZDW 制造商:Lantiq 功能描述: