www.ti.com
8.15 Timers
8.15.1 Timers Device-Specific Information
8.15.2 Timers Peripheral Register Description(s)
TMS320TCI6482
Communications Infrastructure Digital Signal Processor
SPRS246F–APRIL 2005–REVISED MAY 2007
The timers can be used to: time events, count events, generate pulses, interrupt the CPU, and send
synchronization events to the EDMA3 channel controller.
The TCI6482 device has two general-purpose timers, Timer0 and Timer1, each of which can be
configured as a general-purpose timer or a watchdog timer. When configured as a general-purpose timer,
each timer can be programmed as a 64-bit timer or as two separate 32-bit timers.
Each timer is made up of two 32-bit counters: a high counter and a low counter. The timer pins, TINPLx
and TOUTLx are connected to the low counter. The high counter does not have any external device pins.
Table 8-92. Timer 0 Registers
HEX ADDRESS RANGE
0294 0000
ACRONYM
-
REGISTER NAME
COMMENTS
Reserved
Timer 0 Emulation Management/Clock Speed
Register
Reserved
Reserved
Timer 0 Counter Register Low
Timer 0 Counter Register High
Timer 0 Period Register Low
Timer 0 Period Register High
Timer 0 Control Register
Timer 0 Global Control Register
Timer 0 Watchdog Timer Control Register
Reserved
Reserved
Reserved
0294 0004
EMUMGT_CLKSPD0
0294 0008
0294 000C
0294 0010
0294 0014
0294 0018
0294 001C
0294 0020
0294 0024
0294 0028
0294 002C
0294 0030
-
-
CNTLO0
CNTHI0
PRDLO0
PRDHI0
TCR0
TGCR0
WDTCR0
-
-
-
0294 0034 - 0297 FFFF
Table 8-93. Timer 1 Registers
HEX ADDRESS RANGE
0298 0000
0298 0004
0298 0008
0298 000C
0298 0010
0298 0014
0298 0018
0298 001C
0298 0020
0298 0024
0298 0028
0298 002C
0298 0030
0298 0034 - 0299 FFFF
ACRONYM
-
EMUMGT_CLKSPD1
-
-
CNTLO1
CNTHI1
PRDLO1
PRDHI1
TCR1
TGCR1
WDTCR1
-
-
-
REGISTER NAME
COMMENTS
Reserved
Timer 1 Emulation Management/Clock Speed Register
Reserved
Reserved
Timer 1 Counter Register Low
Timer 1 Counter Register High
Timer 1 Period Register Low
Timer 1 Period Register High
Timer 1 Control Register
Timer 1 Global Control Register
Timer 1 Watchdog Timer Control Register
Reserved
Reserved
Reserved
Submit Documentation Feedback
C64x+ Peripheral Information and Electrical Specifications
215