www.ti.com
McBSPs
(Multichannel Buffered Serial Ports)
(B)(C)
VSCRUN/CLKX0
VRXD3/FSX0
VRXD1/DX0
VCLK/CLKR0
VRXD2/FSR0
VRXD0/DR0
Transmit
McBSP0
Receive
Clock
CLKX1/GP[3]
VTDX3/FSX1/GP[11]
VTDX1/DX1/GP[9]
CLKR1/GP[0]
VTDX2/FSR1/GP[10]
VTDX0/DR1/GP[8]
CLKS
(SHARED)
Transmit
McBSP1
Receive
Clock
HHWIL/PCLK
(HPI16 ONLY)
HCNTL0/PSTOP
HCNTL1/PDEVSEL
Data
Register Select
Half-Word
Select
Control
HPI
(A)
(Host-Port Interface)
32
HAS/PPAR
HR/W/PCBE2
HCS/PPERR
HDS1/PSERR
HDS2/PCBE1
HRDY/PIRDY
HINT/PFRAME
HD[15:0]/AD[15:0]
HD[31:16]/AD[31:16]
SCL
SDA
I2C
VCLK/CLKR0
VLYNQ
(B)(C)
VRXD[3]/FSX0
VRXD[2]/FSR0
VRXD[1]/DX0
VRXD[0]/DR0
VTXD[3]/FSX1/GP[11]
VTXD[2]/FSR1/GP[10]
VTXD[1]/DX1/GP[9]
VTXD[0]/DR1/GP[8]
VSCRUN/CLKX0
A. These HPI pins are muxed with the PCI peripheral. By default, these pins function as HPI. When the HPI is enabled, the number of HPI pins
used depends on the HPI configuration (HPI16 or HPI32). For more details on these muxed pins, see the
Device Configuration
section of this
document.
B. These VLYNQ and McBSP1 peripheral pins are muxed with the GPIO peripheral pins and by default these signals function as VLYNQ and
GPIO peripheral pins. For more details, see the
Device Configuration
section of this document.
C. These VLYNQ and McBSP0 peripheral pins are muxed with the GPIO peripheral pins and by default these signals function as VLYNQ
peripheral pins. For more details, see the
Device Configuration
section of this document.
TMS320TCI6482
Communications Infrastructure Digital Signal Processor
SPRS246F–APRIL 2005–REVISED MAY 2007
Figure 2-9. HPI/McBSP/VLYNQ/I2C Peripheral Signals
Device Overview
22
Submit Documentation Feedback