www.ti.com
TMS320TCI6482
Communications Infrastructure Digital Signal Processor
SPRS246F–APRIL 2005–REVISED MAY 2007
Table 8-112. RapidIO Control Registers (continued)
HEX ADDRESS RANGE
02D0 060C
02D0 0610
02D0 0614
02D0 0618
02D0 061C
02D0 0620
02D0 0624
02D0 0628
02D0 062C
02D0 0630
02D0 0634
02D0 0638
02D0 063C
02D0 0640 - 02D0 067C
02D0 0680
02D0 0684
02D0 0688
02D0 068C
02D0 0690
02D0 0694
02D0 0698
02D0 069C
02D0 06A0
02D0 06A4
02D0 06A8
02D0 06AC
02D0 06B0
02D0 06B4
02D0 06B8
02D0 06BC
02D0 06C0 - 02D0 006FC
02D0 0700
02D0 0704
02D0 0708
02D0 070C
02D0 0710
02D0 0714
02D0 0718
02D0 071C
02D0 0720
02D0 0724 - 02D0 073C
02D0 0740
02D0 0744
02D0 0748 - 02D0 07DC
02D0 07E0
02D0 07E4
02D0 07E8
ACRONYM
REGISTER NAME
RIO_QUEUE3_RXDMA_HDP
RIO_QUEUE4_RXDMA_HDP
RIO_QUEUE5_RXDMA_HDP
RIO_QUEUE6_RXDMA_HDP
RIO_QUEUE7_RXDMA_HDP
RIO_QUEUE8_RXDMA_HDP
RIO_QUEUE9_RXDMA_HDP
RIO_QUEUE10_RXDMA_HDP
RIO_QUEUE11_RXDMA_HDP
RIO_QUEUE12_RXDMA_HDP
RIO_QUEUE13_RXDMA_HDP
RIO_QUEUE14_RXDMA_HDP
RIO_QUEUE15_RXDMA_HDP
-
RIO_QUEUE0_RXDMA_CP
RIO_QUEUE1_RXDMA_CP
RIO_QUEUE2_RXDMA_CP
RIO_QUEUE3_RXDMA_CP
RIO_QUEUE4_RXDMA_CP
RIO_QUEUE5_RXDMA_CP
RIO_QUEUE6_RXDMA_CP
RIO_QUEUE7_RXDMA_CP
RIO_QUEUE8_RXDMA_CP
RIO_QUEUE9_RXDMA_CP
RIO_QUEUE10_RXDMA_CP
RIO_QUEUE11_RXDMA_CP
RIO_QUEUE12_RXDMA_CP
RIO_QUEUE13_RXDMA_CP
RIO_QUEUE14_RXDMA_CP
RIO_QUEUE15_RXDMA_CP
-
RIO_TX_QUEUE_TEAR_DOWN
RIO_TX_CPPI_FLOW_MASKS0
RIO_TX_CPPI_FLOW_MASKS1
RIO_TX_CPPI_FLOW_MASKS2
RIO_TX_CPPI_FLOW_MASKS3
RIO_TX_CPPI_FLOW_MASKS4
RIO_TX_CPPI_FLOW_MASKS5
RIO_TX_CPPI_FLOW_MASKS6
RIO_TX_CPPI_FLOW_MASKS7
-
RIO_RX_QUEUE_TEAR_DOWN
RIO_RX_CPPI_CNTL
-
RIO_TX_QUEUE_CNTL0
RIO_TX_QUEUE_CNTL1
RIO_TX_QUEUE_CNTL2
Queue Receive DMA Head Descriptor Pointer Register 3
Queue Receive DMA Head Descriptor Pointer Register 4
Queue Receive DMA Head Descriptor Pointer Register 5
Queue Receive DMA Head Descriptor Pointer Register 6
Queue Receive DMA Head Descriptor Pointer Register 7
Queue Receive DMA Head Descriptor Pointer Register 8
Queue Receive DMA Head Descriptor Pointer Register 9
Queue Receive DMA Head Descriptor Pointer Register 10
Queue Receive DMA Head Descriptor Pointer Register 11
Queue Receive DMA Head Descriptor Pointer Register 12
Queue Receive DMA Head Descriptor Pointer Register 13
Queue Receive DMA Head Descriptor Pointer Register 14
Queue Receive DMA Head Descriptor Pointer Register 15
Reserved
Queue Receive DMA Completion Pointer Register 0
Queue Receive DMA Completion Pointer Register 1
Queue Receive DMA Completion Pointer Register 2
Queue Receive DMA Completion Pointer Register 3
Queue Receive DMA Completion Pointer Register 4
Queue Receive DMA Completion Pointer Register 5
Queue Receive DMA Completion Pointer Register 6
Queue Receive DMA Completion Pointer Register 7
Queue Receive DMA Completion Pointer Register 8
Queue Receive DMA Completion Pointer Register 9
Queue Receive DMA Completion Pointer Register 10
Queue Receive DMA Completion Pointer Register 11
Queue Receive DMA Completion Pointer Register 12
Queue Receive DMA Completion Pointer Register 13
Queue Receive DMA Completion Pointer Register 14
Queue Receive DMA Completion Pointer Register 15
Reserved
Transmit Queue Teardown Register
Transmit CPPI Supported Flow Mask Register 0
Transmit CPPI Supported Flow Mask Register 1
Transmit CPPI Supported Flow Mask Register 2
Transmit CPPI Supported Flow Mask Register 3
Transmit CPPI Supported Flow Mask Register 4
Transmit CPPI Supported Flow Mask Register 5
Transmit CPPI Supported Flow Mask Register 6
Transmit CPPI Supported Flow Mask Register 7
Reserved
Receive Queue Teardown Register
Receive CPPI Control Register
Reserved
Transmit CPPI Weighted Round Robin Control Register 0
Transmit CPPI Weighted Round Robin Control Register 1
Transmit CPPI Weighted Round Robin Control Register 2
C64x+ Peripheral Information and Electrical Specifications
236
Submit Documentation Feedback