參數(shù)資料
型號: uPSD3233
廠商: 意法半導(dǎo)體
英文描述: Flash Programmable System Device with 8032 Microcontroller Core(嵌入高速“8032微控制器核”的Flash型可編程系統(tǒng)器)
中文描述: 閃存可編程系統(tǒng)器件與8032微控制器內(nèi)核(嵌入高速“8032微控制器核”的閃存型可編程系統(tǒng)器)
文件頁數(shù): 82/164頁
文件大?。?/td> 1133K
代理商: UPSD3233
μ
PSD3200 FAMILY
82/164
DRAFT(Thursday 20 June 2002, 13:15).
Table 65. USBInterrupt Status Register (UISTA: 0E8h)
Table 66. Description of the UISTA Bits
7
6
5
4
3
2
1
0
SUSPND
RSTF
TXD0F
RXD0F
TXD1F
EOPF
RESUMF
Bit
Symbol
R/W
Function
7
SUSPND
R/W
USB suspend mode flag.
To save power, this bit should be set if a 3ms constant idle state is
detected on USB bus. Setting this bit stops the clock to the USB and
causes the USB module to enter Suspend mode. Software must clear
this bit after the Resume flag (RESUMF) is set while this Resume
interrupt flag is serviced
6
Reserved
5
RSTF
R
USB reset flag.
This bit is set when avalid reset signalstate is detected on the D+ and D-
lines. This reset detection will also generate an internal reset signal to
reset the CPU and other peripherals including the USB module.
4
TXD0F
R/W
Endpoint0 data transmit flag.
This bit is set after the data stored in Endpoint 0 transmit buffers has
been sent and an ACK handshake packet from the host is received.
Once the next set of data is ready in the transmit buffers,software must
clear this flag. Toenable the next data packet transmission, TX0E must
also be set. If TXD0F bit is not cleared, a NAK handshake will be
returned in the next IN transactions. Reset clears this bit.
3
RXD0F
R/W
Endpoint0 data receive flag.
This bit is set after the USB module has received a data packetand
responded with ACK handshake packet. Software must clear this flag
after all of the received data has been read. Software must also set
RX0E bit to one to enable the next data packet reception. IfRXD0F bit is
not cleared, a NAK handshake will be returned in the next OUT
transaction. Reset clears this bit.
2
TXD1F
R/W
Endpoint1 / Endpoint2 data transmit flag.
This bit is shared by Endpoints 1 and Endpoints 2. It is set after the data
stored in the shared Endpoint 1/ Endpoint 2transmit buffer has been sent
and an ACK handshake packet from the host is received. Once the next
set of data is ready in the transmit buffers, software must clear this flag.
To enable the next data packet transmission, TX1E must also be set. If
TXD1F bit is not cleared, a NAK handshake will be returned in the next
IN transaction. Reset clears this bit.
1
EOPF
R/W
End of packet flag.
This bit is set when a valid End of Packet sequence is detected on the D+
and D-line. Software must clear this flag. Reset clears this bit.
0
RESUMF
R/W
Resume flag.
This bit isset when USB bus activity is detected while the SUSPND bit is
set.
Software must clear this flag. Reset clears this bit.
相關(guān)PDF資料
PDF描述
uPSD3234(中文) Flash Programmable System Device with 8032 Microcontroller Core(嵌入高速“8032微控制器核”的Flash型可編程系統(tǒng)器)
uPSD3212C(中文) Flash Programmable System Devices with 8032 Microcontroller Core and 16Kbit SRAM(帶8032微控制器內(nèi)核和16Kbit SRAM的FLASH可編程系統(tǒng)器件)
uPSD3254A(中文) Flash Programmable System Devices with 8032 Microcontroller Core(帶8032微控制器內(nèi)核的FLASH可編程系統(tǒng)器件)
uPSD3254BV(中文) Flash Programmable System Devices with 8032 Microcontroller Core(帶8032微控制器內(nèi)核的FLASH可編程系統(tǒng)器件)
UPSD3234A Flash Programmable System Devices with 8032 Microcontroller Core
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPSD3233A-24T1 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash Programmable System Device with 8032 Microcontroller Core
UPSD3233A-24T1T 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash Programmable System Devices with 8032 Microcontroller Core
UPSD3233A-24T6 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash Programmable System Device with 8032 Microcontroller Core
UPSD3233A-24T6T 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash Programmable System Devices with 8032 Microcontroller Core
UPSD3233A-24U1 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash Programmable System Device with 8032 Microcontroller Core