- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362558 > E-110 (LSI Corporation) 100BASE-T Fast Ethernet Core(100BASE-T快速以太網(wǎng)處理芯片 Fast Ethernet Core) PDF資料下載
參數(shù)資料
| 型號： | E-110 |
| 廠商： | LSI Corporation |
| 英文描述： | 100BASE-T Fast Ethernet Core(100BASE-T快速以太網(wǎng)處理芯片 Fast Ethernet Core) |
| 中文描述： | 100兆- T的快速以太網(wǎng)核心（100兆- T的快速以太網(wǎng)處理芯片快速以太網(wǎng)核心） |
| 文件頁數(shù)： | 105/130頁 |
| 文件大小： | 770K |
| 代理商： | E-110 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁當(dāng)前第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁
Transmit Collision Functional Timing
4-9
the values used in this read example bear no relation to those used in
the write example.
The host asserts the RSTAT signal to initiate the read operation. RSTAT
indicates that the host PHY address (FIAD[4:0]) lines and PHY register
address lines (RGAD[4:0]) are valid. In the example, FIAD[4:0] contains
0x15, and RGAD[4:0] contains 0x0A.
As soon as the host asserts RSTAT, the MIIM core asserts the BUSY
signal to the host, indicating that a PHY read status operation is in
process. The core asserts the MDOEN signal to enable the output data
line, MDO, to the PHY. The core then clocks out data to the PHY on
MDO and clocks in status from the PHY on MDI on each rising edge of
MDC in accordance with the MIIM frame format described in the IEEE
803.2u specification.
On MDO, the core sends a preamble of 32 contiguous logic one bits,
followed by a start of frame pattern (ST), which is a zero-one
combination. The next two bits, a one-zero sequence (RD), specify that
the MIIM core is performing a read operation. The PHY address, 0x15,
is next, followed by the PHY register number, (0x0A). The next field is
the two-bit turnaround (TA) field. For a read operation, the field is defined
to be a one-bit period in which the PHY remains in a high-impedance
state followed by a one-bit period during which the PHY drives a zero on
the MDO line. Finally, the core deasserts the MDOEN signal, which
enables the MDI input and the PHY sends the status, 0xAA55, to the
core on MDI. The core deasserts the BUSY signal at the end of the
sequence, at which time it drives valid data on the PRSD[15:0] lines to
the host.
4.3 Transmit Collision Functional Timing
Figure 4.6 is a functional timing diagram for transmit collisions. For a
description of the transmit collision operation, see Section 3.2.1.1, “MAC
Transmit Function,” on page 3-5.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| E05-20M1 | 5 WATT WIDE INPUT DC TO DC CONVERTERS |
| E05-X0 | 5 Watt Wide Input DC to DC Converters |
| E05-X1 | 5 Watt Wide Input DC to DC Converters |
| E05-X2 | 5 Watt Wide Input DC to DC Converters |
| E05-X3 | 5 Watt Wide Input DC to DC Converters |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| E110.000 | 功能描述:折皺器 Ferrule Crimper 26-10 AWG RoHS:否 制造商:Hirose Connector 類型: 描述/功能:Cable and Shield Crimper |
| E110.005 | 功能描述:折皺器 UNIV FERRULE CRIMPER 20-8 AWG 0.5-10 RoHS:否 制造商:Hirose Connector 類型: 描述/功能:Cable and Shield Crimper |
| E110.010 | 功能描述:折皺器 FERRULE CRIMPER 8-6AWG RoHS:否 制造商:Hirose Connector 類型: 描述/功能:Cable and Shield Crimper |
| E110.015 | 功能描述:折皺器 FERRULE CRIMPER 4-2AWG 25-35 RoHS:否 制造商:Hirose Connector 類型: 描述/功能:Cable and Shield Crimper |
| E110.020 | 功能描述:折皺器 FERRULE CRIMPER 1 AWG 50 RoHS:否 制造商:Hirose Connector 類型: 描述/功能:Cable and Shield Crimper |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。