參數(shù)資料
型號： E-110
廠商： LSI Corporation
英文描述： 100BASE-T Fast Ethernet Core(100BASE-T快速以太網(wǎng)處理芯片 Fast Ethernet Core)
中文描述： 100兆- T的快速以太網(wǎng)核心（100兆- T的快速以太網(wǎng)處理芯片快速以太網(wǎng)核心）
文件頁數(shù)： 49/130頁
文件大小： 770K
代理商： E-110
MAC Core Signals
2-17
transmit engine is idle (either during reset or when no
packet is being transmitted).
FLS_CRS
False Carrier Sense (Backpressure Control)
The host may use the E-110 core FLS_CRS input pin to
implement backpressure (see Section 1.4.6, “MAC Back-
pressure Feature,” on page 1-22). Backpressure makes
the medium look busy to other stations on the network
who wish to send data to the E-110 core. The host
asserts the FLS_CRS input when a congestion threshold
for the port’s input buffer is reached. The host should
select the congestion threshold in such a way that it
leaves enough room in the buffer for the frame in
progress. When the FLS_CRS pin is asserted, the E-110
core waits until 44 bit times after the medium becomes
inactive (CRS deasserted) and then starts sending out a
false carrier data pattern (alternate ones and zeroes).
The E-110 core continues sending this data pattern as
long as the host continues to assert the FLS_CRS signal.
If the E-110 core is already sending out normal packet
data on the MII, assertion of the FLS_CRS pin only goes
into effect after the current transmission is completed. If
the E-110 core is already sending out a false carrier data
pattern on the MII, any transmit requests from the host
are kept pending until the FLS_CRS pin is deasserted. It
is the responsibility of the host to disable the jabber timer
if the E-110 core is being used in the 10BASE-T mode
and if the FLS_CRS pin is asserted for more than 20 ms.
The E-110 core ignores collisions during transmission of
data while the FLS_CRS pin is asserted. Standard man-
agement information related to the Ethernet interface is
not affected by the FLS_CRS signal.
Input
FULLD
Full-Duplex Control
When the host asserts the FULLD signal, the transmit
function operates in full-duplex mode, does not defer to
the CRS signal, and does not respond to the COL signal.
When FULLD is deasserted, the transmit function oper-
ates in half-duplex mode. In half-duplex mode, the E-110
core defers to CRS and responds to COL. FULLD may
be changed when the system is idle (either during reset
or when both transmit and receive engines are idle). The
host must assert FULLD synchronously to the rising edge
of MTXC.
Input
相關(guān)PDF資料
PDF描述
E05-20M1 5 WATT WIDE INPUT DC TO DC CONVERTERS
E05-X0 5 Watt Wide Input DC to DC Converters
E05-X1 5 Watt Wide Input DC to DC Converters
E05-X2 5 Watt Wide Input DC to DC Converters
E05-X3 5 Watt Wide Input DC to DC Converters
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
E110.000 功能描述:折皺器 Ferrule Crimper 26-10 AWG RoHS:否 制造商:Hirose Connector 類型: 描述/功能:Cable and Shield Crimper
E110.005 功能描述:折皺器 UNIV FERRULE CRIMPER 20-8 AWG 0.5-10 RoHS:否 制造商:Hirose Connector 類型: 描述/功能:Cable and Shield Crimper
E110.010 功能描述:折皺器 FERRULE CRIMPER 8-6AWG RoHS:否 制造商:Hirose Connector 類型: 描述/功能:Cable and Shield Crimper
E110.015 功能描述:折皺器 FERRULE CRIMPER 4-2AWG 25-35 RoHS:否 制造商:Hirose Connector 類型: 描述/功能:Cable and Shield Crimper
E110.020 功能描述:折皺器 FERRULE CRIMPER 1 AWG 50 RoHS:否 制造商:Hirose Connector 類型: 描述/功能:Cable and Shield Crimper
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*