參數(shù)資料
型號(hào): E-110
廠(chǎng)商: LSI Corporation
英文描述: 100BASE-T Fast Ethernet Core(100BASE-T快速以太網(wǎng)處理芯片 Fast Ethernet Core)
中文描述: 100兆- T的快速以太網(wǎng)核心(100兆- T的快速以太網(wǎng)處理芯片快速以太網(wǎng)核心)
文件頁(yè)數(shù): 53/130頁(yè)
文件大?。?/td> 770K
代理商: E-110
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)當(dāng)前第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)
MAC Core Signals
2-21
RTRYL is synchronous with the rising edge of MTXC and
may be asserted or deasserted when the transmit engine
is idle (either during reset or when no packet is being
transmitted).
TBOFF_SEL
Stop Backoff
The TBOFF_SEL input signal controls whether or not the
E-110 core uses the binary exponential backoff algorithm
during collisions. If the TBOFF_SEL signal is asserted,
the E-110 core transmits a jam pattern after a collision
and tries to retransmit after timing out for the IPG value.
In this case, the binary exponential backoff algorithm is
not used.
Input
If the TBOFF_SEL signal is deasserted, the E-110 core
implements the binary exponential backoff algorithm. The
E-110 core stops sending packet data, sends a jam pat-
tern, and tries to transmit again. The amount of time the
E-110 core waits between successive retries is 512 bit
times
1
x R, where R is a random integer between 0 and
2
k
1. K is the retry counter value, which can range from
1 to 10.
The host must change the TBOFF_SEL signal synchro-
nously with the rising edge of MTXC clock. The effect of
this signal is not synchronized on a packet boundary
within the E-110 core, so changing the state of the signal
during a packet transmission can cause unexpected
results.
2.1.6 Statistics Vector to Host Signals
The statistics vector signal lines from the MAC are listed below. All
signals are active HIGH unless otherwise indicated. Signal direction is
with respect to the MAC.
RSV[25:0]
Receive Statistics Vector
The RSV[25:0] signals contain the receive statistics vec-
tor and are updated on the falling edge of RSVP_L. The
statistics vector is issued at the end of any minimally
qualified receive event A minimally qualified receive
event occurs when the MAC receives at least one nibble
of data beyond a valid preamble and SFD.
Output
1. 512 bit times equals one slot time.
相關(guān)PDF資料
PDF描述
E05-20M1 5 WATT WIDE INPUT DC TO DC CONVERTERS
E05-X0 5 Watt Wide Input DC to DC Converters
E05-X1 5 Watt Wide Input DC to DC Converters
E05-X2 5 Watt Wide Input DC to DC Converters
E05-X3 5 Watt Wide Input DC to DC Converters
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
E110.000 功能描述:折皺器 Ferrule Crimper 26-10 AWG RoHS:否 制造商:Hirose Connector 類(lèi)型: 描述/功能:Cable and Shield Crimper
E110.005 功能描述:折皺器 UNIV FERRULE CRIMPER 20-8 AWG 0.5-10 RoHS:否 制造商:Hirose Connector 類(lèi)型: 描述/功能:Cable and Shield Crimper
E110.010 功能描述:折皺器 FERRULE CRIMPER 8-6AWG RoHS:否 制造商:Hirose Connector 類(lèi)型: 描述/功能:Cable and Shield Crimper
E110.015 功能描述:折皺器 FERRULE CRIMPER 4-2AWG 25-35 RoHS:否 制造商:Hirose Connector 類(lèi)型: 描述/功能:Cable and Shield Crimper
E110.020 功能描述:折皺器 FERRULE CRIMPER 1 AWG 50 RoHS:否 制造商:Hirose Connector 類(lèi)型: 描述/功能:Cable and Shield Crimper