17-24
MCF5249UM
MOTOROLA
Processor Interface Overview
17.4.2
DATA EXCHANGE REGISTER OVERVIEW
PDOR1-L, PDOR1-R: (Processor Data Out 1). These are 2 32-bit registers. Both registers have 4
consecutive longword addresses assigned (multiple decode). This allows easy transfer of multiple
samples using MOVEM instructions. Data written to these registers will end in one of the FIFO ‘s
(Figure 17-1) 12, 14, 17, 17a, 17b or 25. The format of data in the registers is defined below.
PDOR2-L, PDOR2-R: (Processor Data Out 2). Same function as PDOR1. Also double 32-bit
registers (PDOR2-L and PDOR2-R), occupying 4 consecutive longword addresses (multiple
decoded.) Data written to it will end in one of the FIFO ‘s. (Figure 17-1) 12,14,17, 17a, 17b or 25.
PDOR3: (Processor Data Out3). Same function as PDOR1. It is a single 32-bit register which
contains both Left + Right data in 16-bit precision occupying 4 consecutive longword addresses. Data
written to it will end in one of the FIFO ‘s. (Figure 17-1) 12,14, 17a, 17b or 25.
PDIR1-L, PDIR1-R (Processor data in). Used to transfer data to the processor. These 2 32-bit
register, each occupying 4 consecutive longword addresses are used to read data from the audio
bus. Data flowing in is selected by source multiplexer 16a. Control via register DataInControl(12,2:0).
0x64
0x68
0x6C
0x70
PDIR3-R
32
Processor data in Right
Multiple address to read this
register allows MOVEM instruction
to read FIFO.
-R
0x34
0x38
0x3C
0x40
PDOR1-L
32
Processor data out 1 Left.
Multiple address to write this
register allows MOVEM instruction
to write FIFO.
undef
W
0x44
0x48
0x4C
0x50
PDOR1-R
32
Processor data out 1 Right
Multiple address to write this
register allows MOVEM instruction
to write FIFO
undef
W
0x54
0x58
0x5C
0x60
PDOR2-L
32
Processor data out 2 Left
Multiple address to write this
register allows MOVEM instruction
to write FIFO
undef
W
0x64
0x68
0x6C
0x70
PDOR2-R
32
Processor data out 2 Right
Multiple address to write this
register allows MOVEM instruction
to write FIFO
undef
W
0x74
0x78
0x7C
0x80
PDOR3
32
Processor data out 3 left + right
undef
W
0x74
0x78
0x7C
0x80
PDIR2
32
Processor data in 3 left + right
undef
R
Note:
1. Multiple addresses for PDOR/PDIR fields are intended for easy use of MOVEM instruction to move data into and out of the
fifo ‘s. The data read at each address of any range is exactly the same, being the next sample in/out of the fifo. There is
no difference in FIFO operation between a read at address e.g. 0x74, 0x78, 0x7C.
Note:
2. There is memory overlaps between PDIR’s and PDOR’s. PDOR’s cannot be read, PDIR cannot be written to.
Table 17-23 Data Exchange Register Descriptions (Continued)
ADDRESS
MBAR2 +
NAME
WIDTH
DESCRIPTION
RESET
VALUE
ACCESS
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.