
20-6
MCF5249UM
MOTOROLA
JTAG Registers
20.4
JTAG REGISTERS
20.4.1
JTAG INSTRUCTION SHIFT REGISTER
The MCF5249 IEEE 1149.1A Standard implementation uses a 4-bit instruction-shift register without parity.
This register transfers its value to a parallel hold register and applies one of eight possible instructions on
the falling edge of TCK when the TAP state machine is in the update-IR state. To load the instructions into
the shift portion of the register, place the serial data on the TDI pin prior to each rising edge of TCK. The
MSB of the instruction shift register is the bit closest to the TDI pin and the LSB is the bit closest to the
TDO pin.
Table 20-2 lists the public, usable instructions that are supported along with their encoding.
The IEEE 1149.1A Standard requires the EXTEST, SAMPLE/PRELOAD, and BYPASS instructions.
IDCODE, CLAMP, HIGHZ are optional standard instructions that the MCF5249 implementation supports
and are described in the IEEE Standard 1149.1. The RINGOSC and ORGATE are user defined
instructions only used for device test during manufacturing.
20.4.1.1
EXTEST Instruction
The external test instruction (EXTEST) selects the boundary-scan register. The EXTEST instruction forces
all output pins and bidirectional pins configured as outputs to the preloaded fixed values (with the
SAMPLE/PRELOAD instruction) and held in the boundary-scan update registers. The EXTEST instruction
can also configure the direction of bidirectional pins and establish high-impedance states on some pins.
The EXTEST instruction becomes active on the falling edge of TCK in the update-IR state when the data
held in the instruction-shift register is equivalent to hex 0.
20.4.1.2
IDCODE
The IDCODE instruction selects the 32-bit IDcode register for connection as a shift path between the TDI
pin and the TDO pin. This instruction lets users interrogate the MCF5249 to determine its version number
Table 20-2 JTAG Instructions
INSTRUCTION
ABBR
CLASS
IR[3:0]
INSTRUCTION SUMMARY
EXTEST
EXT
Required
0000
Select BS register while applying fixed values to output pins
and
asserting functional reset
IDCODE
IDC
Optional
0001
Selects IDCODE register for shift
SAMPLE/
PRELOAD
SMP
Required
0010
Selects BS register for shift, sample, and preload without
disturbing functional operation
CLAMP
CMP
Optional
0011
Selects bypass while applying fixed values to output pins
and asserting functional reset
HIGHZ
HIZ
Optional
0100
Selects the bypass register while three-stating all output
pins and asserting functional reset
RINGOSC
RING
Optional
0111
User defined function for device test
ORGATE
OR
Optional
1000
User defined function for device test
BYPASS
BYP
Required
1111
Selects the bypass register for data operations
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.