參數(shù)資料
型號(hào): TSB12LV01BPZ
英文描述: FPGA (Field-Programmable Gate Array)
中文描述: 總線控制器
文件頁數(shù): 103/106頁
文件大?。?/td> 605K
代理商: TSB12LV01BPZ
8
10
8.6
TSB12LV32/Phy Interface Critical Timing
PARAMETER
PIN NAME(S)
MIN
MAX
UNIT
td0, delay time (SCLK to Q)
LREQ
3
21
ns
td1, delay time (SCLK to Q)
CTL[0:1]
3
21
ns
td2, delay time (SCLK to Q)
D[0:7]
3.5
21
ns
tsu0, setup time to SCLK
CYCLEIN
2
ns
tsu1, setup time to SCLK
CONTNDR
3
ns
tsu2, setup time to SCLK
CTL[0:1]
3
ns
tsu3, setup time to SCLK
D[0:7]
3
ns
th0, hold time from SCLK
CYCLEIN
2
ns
th1, hold time from SCLK
CONTNDR
2
ns
th2, hold time from SCLK
CTL[0:1]
0
ns
th3, hold time from SCLK
All timing parameters are referenced to the rising edge of SCLK on the TSB12LV32 side.
D[0:7]
0
ns
SCLK
LREQ
CYCLEIN
CONTNDR
CTL[0:1]
D[0:7]
X
X
XX
XX
D0
D2
D1
CONTROL
DATA
DATA
CONTROL
S3
S2
S0
S1
H3
H2
H1
H0
Figure 8
7. Critical Timing for the TSB12LV32/Phy Interface
相關(guān)PDF資料
PDF描述
TSB12LV26-EP 672-pin FineLine BGA
TSB12LV22PZP OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER
TSB12LV26PZ OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER
TSB14AA1 FPGA (Field-Programmable Gate Array)
TSB14AA1I FPGA (Field-Programmable Gate Array)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSB12LV01BPZT 功能描述:1394 接口集成電路 High Perf 1394 3.3V Link Layer RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB12LV01BPZTG4 功能描述:1394 接口集成電路 High Perf 1394 3.3V Link Layer RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB12LV01PZ 制造商:Rochester Electronics LLC 功能描述:- Bulk
TSB12LV21 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394 LINK LAYER CONTROLLER
TSB12LV21A 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394-1995 BUS TO PCI BUS INTERFACE