- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365967 > TSB12LV01BPZ FPGA (Field-Programmable Gate Array) PDF資料下載
參數(shù)資料
| 型號： | TSB12LV01BPZ |
| 英文描述： | FPGA (Field-Programmable Gate Array) |
| 中文描述： | 總線控制器 |
| 文件頁數(shù)： | 76/106頁 |
| 文件大?。?/td> | 605K |
| 代理商： | TSB12LV01BPZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁當(dāng)前第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁
6
–
1
6 FIFO Memory Access
Access to all FIFO memories is fundamentally the same, only the addresses to where the write is made
changes. Figure 6
–
1 shows the FIFO-address access map. The FIFO is separated into an asynchronous
transmit FIFO (ATF) and a general receive FIFO (GRF), each of 517 quadlets (2 Kbytes). Since
asynchronous packets may also be transmitted through the data mover port and the ATF always has priority
and its data wil be transmitted first.
0
1 2 3 4 5 6 7 8 9 10 11 1213 14 15 16 1718 19 20 21 2223 24 25 26 27 28 29 30 31
50h
ATF_First
ATF_Continue
ATF_Continue & Update
GRF Data
54h
58h
5Ch
60h
64h
68h
ATF_First_Update
ATF_Burst_Write
Reserved
Figure 6
–
1. TSB12LV32 Controller-FIFO-Access Address Map
6.1
The suffix _First denotes a write to the FIFO location where the first quadlet of a packet should be written
when the writer wants to transmit the packet. The first quadlet is held in the FIFO until a quadlet is written
to an update location. The suffix _Continue denotes a write to the FIFO location where the second through
n-1 quadlets of a packet should be written. The second through n-1 quadlets are held in the FIFO until a
quadlet is written to an update location. The suffix_Continue & Update denotes a write to the FIFO location
where the last quadlet of a multiple quadlet packet should be written.
6.2
ATF Access
The procedure for accessing the ATF for a quadlet write operation is accomplished in three successive
steps. To ensure that an ATF underflow condition does not occur, loading of the ATF in the following manner
is highly recommended:
General
First Quadlet of the Packet
Successive (N
–
1) Quadlets of the Packet
Last (Nth) Quadlet of the Packet
Figure 6
–
2. Asynchronous Packet With N Quadlets (ATV Loading Operation)
Each quadlet can be written into the ATF register on byte (8-bit) boundary or word (16-bit) boundary. To write
to the ATF in a byte fashion, the following steps should be followed:
Step 1:
Writing the first quadlet of the packet:
a)
Write the first 8-bits of the quadlet to ATF location 50h.
b)
Write the second 8-bits of the quadlet to ATF location 51h.
c)
Write the third 8-bits of the quadlet to ATF location 52h.
d)
Write the fourth 8-bits of the quadlet to ATF location 53h.
The data is not yet confirmed for transmission.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSB12LV26-EP | 672-pin FineLine BGA |
| TSB12LV22PZP | OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER |
| TSB12LV26PZ | OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER |
| TSB14AA1 | FPGA (Field-Programmable Gate Array) |
| TSB14AA1I | FPGA (Field-Programmable Gate Array) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSB12LV01BPZT | 功能描述:1394 接口集成電路 High Perf 1394 3.3V Link Layer RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB12LV01BPZTG4 | 功能描述:1394 接口集成電路 High Perf 1394 3.3V Link Layer RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB12LV01PZ | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TSB12LV21 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394 LINK LAYER CONTROLLER |
| TSB12LV21A | 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394-1995 BUS TO PCI BUS INTERFACE |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。