參數(shù)資料
型號(hào): ARM7TDMI
廠商: Electronic Theatre Controls, Inc.
英文描述: general purpose 32-bit microprocessors
中文描述: 通用32位微處理器
文件頁(yè)數(shù): 203/268頁(yè)
文件大?。?/td> 1289K
代理商: ARM7TDMI
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)當(dāng)前第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)第248頁(yè)第249頁(yè)第250頁(yè)第251頁(yè)第252頁(yè)第253頁(yè)第254頁(yè)第255頁(yè)第256頁(yè)第257頁(yè)第258頁(yè)第259頁(yè)第260頁(yè)第261頁(yè)第262頁(yè)第263頁(yè)第264頁(yè)第265頁(yè)第266頁(yè)第267頁(yè)第268頁(yè)
Debug Interface
ARM7TDMI Data Sheet
ARM DDI 0029E
8-23
O
It can be seen from
·
Figure 8-2: Debug state entry
on page 8-4 that the final memory
access occurs in the cycle
after
DBGACK
goes HIGH, and this is the point at which
the cycle counter should be disabled.
·
Figure 8-7: Debug exit sequence
shows that
the first memory access that the cycle counter has not seen before occurs in the cycle
after
DBGACK
goes LOW, and so this is the point at which the counter should be re-
enabled.
Note that when a system speed access from debug state occurs, ARM7TDMI
temporarily drops out of debug state, and so
DBGACK
can go LOW. If there are
peripherals which are sensitive to the number of memory accesses, they must be led
to believe that ARM7TDMI is still in debug state. By programming the ICEBreaker
control register, the value on
DBGACK
can be forced to be HIGH. See
·
Chapter 9,
ICEBreaker Module
for more details.
8.12 The PC’s Behaviour During Debug
In order that ARM7TDMI may be forced to branch back to the place at which program
flow was interrupted by debug, the debugger must keep track of what happens to the
PC. There are five cases: breakpoint, watchpoint, watchpoint when another exception
occurs, debug request and system speed access.
8.12.1 Breakpoint
Entry to the debug state from a breakpoint advances the PC by 4 addresses, or 16
bytes. Each instruction executed in debug state advances the PC by 1 address, or 4
bytes. The normal way to exit from debug state after a breakpoint is to remove the
breakpoint, and branch back to the previously breakpointed address.
For example, if ARM7TDMI entered debug state from a breakpoint set on a given
address and 2 debug speed instructions were executed, a branch of -7 addresses
must occur (4 for debug entry, +2 for the instructions, +1 for the final branch). The
following sequence shows the data scanned into scan chain 1. This is msb first, and
so the first digit is the value placed in the
BREAKPT
bit, followed by the instruction
data.
0 E0802000; ADD R2, R0, R0
1 E1826001; ORR R6, R2, R1
0 EAFFFFF9; B -7 (2’s complement)
Note that once in debug state, a minimum of two instructions must be executed before
the branch, although these may both be NOPs (MOV R0, R0). For small branches, the
final branch could be replaced with a subtract with the PC as the destination (SUB PC,
PC, #28 in the above example).
8.12.2 Watchpoints
Returning to program execution after entering debug state from a watchpoint is done
in the same way as the procedure described above. Debug entry adds 4 addresses to
the PC, and every instruction adds 1 address. The difference is that since the
instruction that caused the watchpoint has executed, the program returns to the next
instruction.
相關(guān)PDF資料
PDF描述
AS1431 Precision Adjustable Shunt Reference
AS1431DR4LP13 Precision Adjustable Shunt Reference
AS1431DR4LP7 Precision Adjustable Shunt Reference
AS1431DR4LPA Precision Adjustable Shunt Reference
AS1431DR4LPB Precision Adjustable Shunt Reference
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ARM7TDMI_G 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Technical Reference Manual
ARM7TDMI-S 制造商:未知廠家 制造商全稱:未知廠家 功能描述:周立功的中文ARM7TDI文檔
ARM920T 制造商:未知廠家 制造商全稱:未知廠家 功能描述:System-on-Chip Platform OS Processor
ARM940T 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TECHNICAL REFERENCE MANUAL
ARM946E-S 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ARM946E-S Microprocessor Core with Cache technical manual 6/01