參數(shù)資料
型號： DK-DEV-2AGX125N
廠商： Altera
文件頁數(shù)： 15/90頁
文件大?。?/td> 0K
描述： KIT DEV ARRIA II GX FPGA 2AGX125
產(chǎn)品培訓(xùn)模塊： Arria II GX FPGA
Three Reasons to Use FPGA's in Industrial Designs
特色產(chǎn)品： Arria? II GX FPGA Development Kit
標(biāo)準(zhǔn)包裝： 1
系列： Arria II GX
類型： FPGA
適用于相關(guān)產(chǎn)品： EP2AGX125EF35
所含物品： 板，線纜，CD，DVD，電源
產(chǎn)品目錄頁面： 605 (CN2011-ZH PDF)
相關(guān)產(chǎn)品： 544-2599-5-ND - IC ARRIA II GX 125K 1152FBG
544-2598-5-ND - IC ARRIA II GX 125K 1152FBG
544-2597-5-ND - IC ARRIA II GX 125K 1152FBG
其它名稱： 544-2600
1–14
Chapter 1: Device Datasheet for Arria II Devices
Electrical Characteristics
December 2013
Altera Corporation
Table 1–19 lists the weak pull-up resistor values for Arria II GZ devices.
Hot Socketing
Table 1–20 lists the hot-socketing specification for Arria II GX and GZ devices.
Schmitt Trigger Input
The Arria II GX device supports Schmitt trigger input on the TDI, TMS, TCK, nSTATUS,
nCONFIG
, nCE, CONF_DONE, and DCLK pins. A Schmitt trigger feature introduces
hysteresis to the input signal for improved noise immunity, especially for signals with
slow edge rates.
Table 1–21 lists the hysteresis specifications across the supported VCCIO range for
Schmitt trigger inputs in Arria II GX devices.
Table 1–19. Internal Weak Pull-Up Resistor for Arria II GZ Devices
Symbol
Description
Conditions
Min
Typ
Max
Unit
RPU
Value of the I/O pin pull-up
resistor before and during
configuration, as well as user
mode if the programmable
pull-up resistor option is enabled.
VCCIO = 3.0 V ±5% (3)
—25
—
k
VCCIO = 2.5 V ±5% (3)
—25
—
k
VCCIO = 1.8 V ±5% (3)
—25
—
k
VCCIO = 1.5 V ±5% (3)
—25
—
k
VCCIO = 1.2 V ±5% (3)
—25
—
k
Notes to Table 1–19:
(1) All I/O pins have an option to enable weak pull-up except configuration, test, and JTAG pins.
(2) The internal weak pull-down feature is only available for the JTAG TCK pin. The typical value for this internal weak pull-down resistor is
approximately 25 k
(3) Pin pull-up resistance values may be lower if an external source drives the pin higher than VCCIO.
Table 1–20. Hot Socketing Specifications for Arria II Devices
Symbol
Description
Maximum
IIIOPIN(DC)
DC current per I/O pin
300
A
IIOPIN(AC)
AC current per I/O pin
8 mA (1)
IXCVRTX(DC)
DC current per transceiver TX pin
100 mA
IXCVRRX(DC)
DC current per transceiver RX pin
50 mA
Note to Table 1–20:
(1) The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns, |IIOPIN| = C dv/dt, in which “C” is I/O pin
capacitance and “dv/dt” is slew rate.
Table 1–21. Schmitt Trigger Input Hysteresis Specifications for Arria II GX Devices
Symbol
Description
Condition (V)
Minimum
Unit
VSchmitt
Hysteresis for Schmitt trigger input
VCCIO = 3.3
220
mV
VCCIO = 2.5
180
mV
VCCIO = 1.8
110
mV
VCCIO = 1.5
70
mV
相關(guān)PDF資料
PDF描述
DK-V6-EMBD-G-J DEV KIT EMBEDDED VIRTEX 6
VE-J5V-EZ CONVERTER MOD DC/DC 5.8V 25W
AP432AL-13 IC VREF SHUNT PREC ADJ 8-SOP
GCC18DRTH-S13 CONN EDGECARD 36POS .100 EXTEND
RCM15DRXS CONN EDGECARD 30POS DIP .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DK-DEV-2AGX260N 功能描述:可編程邏輯 IC 開發(fā)工具 FPGA Development Kit For EP2AGX260 RoHS:否 制造商:Altera Corporation 產(chǎn)品:Development Kits 類型:FPGA 工具用于評估:5CEFA7F3 接口類型: 工作電源電壓:
DK-DEV-3C120N 功能描述:可編程邏輯 IC 開發(fā)工具 FPGA Development Kit For EP3C120F780 RoHS:否 制造商:Altera Corporation 產(chǎn)品:Development Kits 類型:FPGA 工具用于評估:5CEFA7F3 接口類型: 工作電源電壓:
DK-DEV-3CLS200N 功能描述:可編程邏輯 IC 開發(fā)工具 FPGA Development Kit For EP3CLS200F780 RoHS:否 制造商:Altera Corporation 產(chǎn)品:Development Kits 類型:FPGA 工具用于評估:5CEFA7F3 接口類型: 工作電源電壓:
DK-DEV-3SL150N 功能描述:可編程邏輯 IC 開發(fā)工具 FPGA Development Kit For EP3SL150F152 RoHS:否 制造商:Altera Corporation 產(chǎn)品:Development Kits 類型:FPGA 工具用于評估:5CEFA7F3 接口類型: 工作電源電壓:
DK-DEV-3SL150N/ES 制造商:Altera Corporation 功能描述:KIT DEVELOPMENT STRATIX II ES
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*