參數(shù)資料
型號: DK-DEV-2AGX125N
廠商: Altera
文件頁數(shù): 21/90頁
文件大?。?/td> 0K
描述: KIT DEV ARRIA II GX FPGA 2AGX125
產(chǎn)品培訓模塊: Arria II GX FPGA
Three Reasons to Use FPGA's in Industrial Designs
特色產(chǎn)品: Arria? II GX FPGA Development Kit
標準包裝: 1
系列: Arria II GX
類型: FPGA
適用于相關(guān)產(chǎn)品: EP2AGX125EF35
所含物品: 板,線纜,CD,DVD,電源
產(chǎn)品目錄頁面: 605 (CN2011-ZH PDF)
相關(guān)產(chǎn)品: 544-2599-5-ND - IC ARRIA II GX 125K 1152FBG
544-2598-5-ND - IC ARRIA II GX 125K 1152FBG
544-2597-5-ND - IC ARRIA II GX 125K 1152FBG
其它名稱: 544-2600
1–20
Chapter 1: Device Datasheet for Arria II Devices
Electrical Characteristics
December 2013
Altera Corporation
Table 1–33 lists the differential I/O standard specifications for Arria II GZ devices.
Power Consumption for the Arria II Device Family
Altera offers two ways to estimate power for a design:
Using the Microsoft Excel-based Early Power Estimator
Using the Quartus II PowerPlay Power Analyzer feature
The interactive Microsoft Excel-based Early Power Estimator is typically used prior to
designing the FPGA in order to get a magnitude estimate of the device power. The
Quartus II PowerPlay Power Analyzer provides better quality estimates based on the
specifics of the design after place-and-route is complete. The PowerPlay Power
Analyzer can apply a combination of user-entered, simulation-derived, and estimated
signal activities which, when combined with detailed circuit models, can yield very
accurate power estimates.
f For more information about power estimation tools, refer to the PowerPlay Early Power
Estimator User Guide and the PowerPlay Power Analysis chapter in volume 3 of the
Quartus II Handbook.
Table 1–33. Differential I/O Standard Specifications for Arria II GZ Devices (Note 1)
I/O
Standard
VCCIO (V)
VID (mV)
VICM(DC) (V)
VOD (V) (3)
VOCM (V) (3)
Min
Typ
Max
Min
Cond.
Max
Min
Max
Min
Typ
Max
Min
Typ
Max
2.5 V
LVDS
(HIO)
2.375
2.5
2.625
100
VCM =
1.25 V
0.05
1.8
0.247
0.6
1.125
1.25
1.375
2.5 V
LVDS
(VIO)
2.375
2.5
2.625
100
VCM =
1.25 V
0.05
1.8
0.247
0.6
1
1.25
1.5
RSDS
(HIO)
2.375
2.5
2.625
100
VCM =
1.25 V
0.3
1.4
0.1
0.2
0.6
0.5
1.2
1.4
RSDS
(VIO)
2.375
2.5
2.625
100
VCM =
1.25 V
0.3
1.4
0.1
0.2
0.6
0.5
1.2
1.5
Mini-LVDS
(HIO)
2.375
2.5
2.625
200
600
0.4
1.32
5
0.25
0.6
1
1.2
1.4
Mini-LVDS
(VIO)
2.375
2.5
2.625
200
600
0.4
1.32
5
0.25
0.6
1
1.2
1.5
LVPECL
2.375
2.5
2.625
300
0.6
1.8
2.375
2.5
2.625
100
Notes to Table 1–33:
(1) 1.4-V/1.5-V PCML transceiver I/O standard specifications are described in “Transceiver Performance Specifications” on page 1–21.
(2) Vertical I/O (VIO) is top and bottom I/Os; horizontal I/O (HIO) is left and right I/Os.
(3) RL range: 90 RL 110 .
(4) There are no fixed VICM, VOD, and VOCM specifications for BLVDS. These specifications depend on the system topology.
相關(guān)PDF資料
PDF描述
DK-V6-EMBD-G-J DEV KIT EMBEDDED VIRTEX 6
VE-J5V-EZ CONVERTER MOD DC/DC 5.8V 25W
AP432AL-13 IC VREF SHUNT PREC ADJ 8-SOP
GCC18DRTH-S13 CONN EDGECARD 36POS .100 EXTEND
RCM15DRXS CONN EDGECARD 30POS DIP .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DK-DEV-2AGX260N 功能描述:可編程邏輯 IC 開發(fā)工具 FPGA Development Kit For EP2AGX260 RoHS:否 制造商:Altera Corporation 產(chǎn)品:Development Kits 類型:FPGA 工具用于評估:5CEFA7F3 接口類型: 工作電源電壓:
DK-DEV-3C120N 功能描述:可編程邏輯 IC 開發(fā)工具 FPGA Development Kit For EP3C120F780 RoHS:否 制造商:Altera Corporation 產(chǎn)品:Development Kits 類型:FPGA 工具用于評估:5CEFA7F3 接口類型: 工作電源電壓:
DK-DEV-3CLS200N 功能描述:可編程邏輯 IC 開發(fā)工具 FPGA Development Kit For EP3CLS200F780 RoHS:否 制造商:Altera Corporation 產(chǎn)品:Development Kits 類型:FPGA 工具用于評估:5CEFA7F3 接口類型: 工作電源電壓:
DK-DEV-3SL150N 功能描述:可編程邏輯 IC 開發(fā)工具 FPGA Development Kit For EP3SL150F152 RoHS:否 制造商:Altera Corporation 產(chǎn)品:Development Kits 類型:FPGA 工具用于評估:5CEFA7F3 接口類型: 工作電源電壓:
DK-DEV-3SL150N/ES 制造商:Altera Corporation 功能描述:KIT DEVELOPMENT STRATIX II ES