參數(shù)資料
型號： DK-DEV-2AGX125N
廠商： Altera
文件頁數(shù)： 59/90頁
文件大?。?/td> 0K
描述： KIT DEV ARRIA II GX FPGA 2AGX125
產(chǎn)品培訓(xùn)模塊： Arria II GX FPGA
Three Reasons to Use FPGA's in Industrial Designs
特色產(chǎn)品： Arria? II GX FPGA Development Kit
標(biāo)準(zhǔn)包裝： 1
系列： Arria II GX
類型： FPGA
適用于相關(guān)產(chǎn)品： EP2AGX125EF35
所含物品： 板，線纜，CD，DVD，電源
產(chǎn)品目錄頁面： 605 (CN2011-ZH PDF)
相關(guān)產(chǎn)品： 544-2599-5-ND - IC ARRIA II GX 125K 1152FBG
544-2598-5-ND - IC ARRIA II GX 125K 1152FBG
544-2597-5-ND - IC ARRIA II GX 125K 1152FBG
其它名稱： 544-2600
1–54
Chapter 1: Device Datasheet for Arria II Devices
Switching Characteristics
December 2013
Altera Corporation
fOUT
Output frequency for internal global or regional clock
(–4 Speed Grade)
—
500
MHz
Output frequency for internal global or regional clock
(–5 Speed Grade)
—
500
MHz
Output frequency for internal global or regional clock
(–6 Speed Grade)
—
400
MHz
fOUT_EXT
Output frequency for external clock output (–4 Speed Grade)
—
670 (5)
MHz
Output frequency for external clock output (–5 Speed Grade)
—
622 (5)
MHz
Output frequency for external clock output (–6 Speed Grade)
—
500 (5)
MHz
tOUTDUTY
Duty cycle for external clock output (when set to 50%)
45
50
55
%
tOUTPJ_DC
Dedicated clock output period jitter (fOUT 100 MHz)
—
300
ps (p–p)
Dedicated clock output period jitter (fOUT 100 MHz)
—
30
mUI (p–p)
tOUTCCJ_DC
Dedicated clock output cycle-to-cycle jitter (fOUT 100 MHz)
—
300
ps (p–p)
Dedicated clock output cycle-to-cycle jitter (fOUT 100 MHz)
—
30
mUI (p–p)
fOUTPJ_IO
Regular I/O clock output period jitter (fOUT 100 MHz)
—
650
ps (p–p)
Regular I/O clock output period jitter (fOUT 100 MHz)
—
65
mUI (p–p)
fOUTCCJ_IO
Regular I/O clock output cycle-to-cycle jitter (fOUT 100 MHz)
—
650
ps (p–p)
Regular I/O clock output cycle-to-cycle jitter (fOUT 100 MHz)
—
65
mUI (p–p)
tCONFIGPLL
Time required to reconfigure PLL scan chains
—
3.5
—
SCANCLK
cycles
tCONFIGPHASE Time required to reconfigure phase shift
—
1
—
SCANCLK
cycles
fSCANCLK
SCANCLK frequency
—
100
MHz
tLOCK
Time required to lock from end of device configuration
—
1
ms
tDLOCK
Time required to lock dynamically (after switchover or
reconfiguring any non-post-scale counters/delays)
——
1
ms
fCL B W
PLL closed-loop low bandwidth
—
0.3
—
MHz
PLL closed-loop medium bandwidth
—
1.5
—
MHz
PLL closed-loop high bandwidth
—
4
—
MHz
tPLL_PSERR
Accuracy of PLL phase shift
—
±50
ps
tARESET
Minimum pulse width on areset signal
10
—
ns
Table 1–44. PLL Specifications for Arria II GX Devices (Part 2 of 3)
Symbol
Description
Min
Typ
Max
Unit
相關(guān)PDF資料
PDF描述
DK-V6-EMBD-G-J DEV KIT EMBEDDED VIRTEX 6
VE-J5V-EZ CONVERTER MOD DC/DC 5.8V 25W
AP432AL-13 IC VREF SHUNT PREC ADJ 8-SOP
GCC18DRTH-S13 CONN EDGECARD 36POS .100 EXTEND
RCM15DRXS CONN EDGECARD 30POS DIP .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DK-DEV-2AGX260N 功能描述:可編程邏輯 IC 開發(fā)工具 FPGA Development Kit For EP2AGX260 RoHS:否 制造商:Altera Corporation 產(chǎn)品:Development Kits 類型:FPGA 工具用于評估:5CEFA7F3 接口類型: 工作電源電壓:
DK-DEV-3C120N 功能描述:可編程邏輯 IC 開發(fā)工具 FPGA Development Kit For EP3C120F780 RoHS:否 制造商:Altera Corporation 產(chǎn)品:Development Kits 類型:FPGA 工具用于評估:5CEFA7F3 接口類型: 工作電源電壓:
DK-DEV-3CLS200N 功能描述:可編程邏輯 IC 開發(fā)工具 FPGA Development Kit For EP3CLS200F780 RoHS:否 制造商:Altera Corporation 產(chǎn)品:Development Kits 類型:FPGA 工具用于評估:5CEFA7F3 接口類型: 工作電源電壓:
DK-DEV-3SL150N 功能描述:可編程邏輯 IC 開發(fā)工具 FPGA Development Kit For EP3SL150F152 RoHS:否 制造商:Altera Corporation 產(chǎn)品:Development Kits 類型:FPGA 工具用于評估:5CEFA7F3 接口類型: 工作電源電壓:
DK-DEV-3SL150N/ES 制造商:Altera Corporation 功能描述:KIT DEVELOPMENT STRATIX II ES
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*