參數(shù)資料
型號(hào): DK-DEV-2AGX125N
廠商: Altera
文件頁數(shù): 7/90頁
文件大?。?/td> 0K
描述: KIT DEV ARRIA II GX FPGA 2AGX125
產(chǎn)品培訓(xùn)模塊: Arria II GX FPGA
Three Reasons to Use FPGA's in Industrial Designs
特色產(chǎn)品: Arria? II GX FPGA Development Kit
標(biāo)準(zhǔn)包裝: 1
系列: Arria II GX
類型: FPGA
適用于相關(guān)產(chǎn)品: EP2AGX125EF35
所含物品: 板,線纜,CD,DVD,電源
產(chǎn)品目錄頁面: 605 (CN2011-ZH PDF)
相關(guān)產(chǎn)品: 544-2599-5-ND - IC ARRIA II GX 125K 1152FBG
544-2598-5-ND - IC ARRIA II GX 125K 1152FBG
544-2597-5-ND - IC ARRIA II GX 125K 1152FBG
其它名稱: 544-2600
Chapter 1: Device Datasheet for Arria II Devices
1–7
Electrical Characteristics
December 2013
Altera Corporation
DC Characteristics
This section lists the supply current, I/O pin leakage current, on-chip termination
(OCT) accuracy and variation, input pin capacitance, internal weak pull-up and
pull-down resistance, hot socketing, and Schmitt trigger input specifications.
Supply Current
Standby current is the current the device draws after the device is configured with no
inputs or outputs toggling and no activity in the device. Because these currents vary
largely with the resources used, use the Microsoft Excel-based Early Power Estimator
(EPE) to get supply current estimates for your design.
f For more information about power estimation tools, refer to the PowerPlay Early Power
VCCL_GXBLn
Transceiver clock power (left side)
1.05
1.1
1.15
V
VCCL_GXBRn
Transceiver clock power (right side)
1.05
1.1
1.15
V
VCCH_GXBLn
Transmitter output buffer power (left side)
1.33/1.425
1.4/1.5 (5)
1.575
V
VCCH_GXBRn
Transmitter output buffer power (right side)
TJ
Operating junction temperature
Commercial
0
85
°C
Industrial
–40
100
°C
tRAMP
Power supply ramp time
Normal POR
(PORSEL=0)
0.05
100
ms
Fast POR
(PORSEL=1)
0.05
4
ms
Notes to Table 1–6:
(1) Altera recommends a 3.0-V nominal battery voltage when connecting VCCBAT to a battery for volatile key backup. If you do not use the volatile
security key, you may connect the VCCBAT to either GND or a 3.0-V power supply.
(2) VCCPD must be 2.5 V when VCCIO is 2.5, 1.8, 1.5, or 1.2 V. VCCPD must be 3.0 V when VCCIO is 3.0 V.
(3) n = 0, 1, or 2.
(4) VCCA_L/R must be connected to a 3.0-V supply if the clock multiplier unit (CMU) phase-locked loop (PLL), receiver clock data recovery (CDR), or
both, are configured at a base data rate > 4.25 Gbps. For data rates up to 4.25 Gbps, you can connect VCCA_L/R to either 3.0 V or 2.5 V.
(5) VCCH_GXBL/R must be connected to a 1.4-V supply if the transmitter channel data rate is > 6.5 Gbps. For data rates up to 6.5 Gbps, you can connect
VCCH_GXBL/R to either 1.4 V or 1.5 V.
(6) Transceiver power supplies do not have power-on-reset (POR) circuitry. After initial power-up, violating the transceiver power supply operating
conditions could lead to unpredictable link behavior.
Table 1–6. Recommended Operating Conditions for Arria II GZ Devices (Note 6) (Part 2 of 2)
Symbol
Description
Condition
Minimum
Typical
Maximum
Unit
相關(guān)PDF資料
PDF描述
DK-V6-EMBD-G-J DEV KIT EMBEDDED VIRTEX 6
VE-J5V-EZ CONVERTER MOD DC/DC 5.8V 25W
AP432AL-13 IC VREF SHUNT PREC ADJ 8-SOP
GCC18DRTH-S13 CONN EDGECARD 36POS .100 EXTEND
RCM15DRXS CONN EDGECARD 30POS DIP .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DK-DEV-2AGX260N 功能描述:可編程邏輯 IC 開發(fā)工具 FPGA Development Kit For EP2AGX260 RoHS:否 制造商:Altera Corporation 產(chǎn)品:Development Kits 類型:FPGA 工具用于評(píng)估:5CEFA7F3 接口類型: 工作電源電壓:
DK-DEV-3C120N 功能描述:可編程邏輯 IC 開發(fā)工具 FPGA Development Kit For EP3C120F780 RoHS:否 制造商:Altera Corporation 產(chǎn)品:Development Kits 類型:FPGA 工具用于評(píng)估:5CEFA7F3 接口類型: 工作電源電壓:
DK-DEV-3CLS200N 功能描述:可編程邏輯 IC 開發(fā)工具 FPGA Development Kit For EP3CLS200F780 RoHS:否 制造商:Altera Corporation 產(chǎn)品:Development Kits 類型:FPGA 工具用于評(píng)估:5CEFA7F3 接口類型: 工作電源電壓:
DK-DEV-3SL150N 功能描述:可編程邏輯 IC 開發(fā)工具 FPGA Development Kit For EP3SL150F152 RoHS:否 制造商:Altera Corporation 產(chǎn)品:Development Kits 類型:FPGA 工具用于評(píng)估:5CEFA7F3 接口類型: 工作電源電壓:
DK-DEV-3SL150N/ES 制造商:Altera Corporation 功能描述:KIT DEVELOPMENT STRATIX II ES