Data Sheet
June 2001
DSP16410B Digital Signal Processor
Agere Systems Inc.
Agere Systems—Proprietary
Use pursuant to Company instructions
61
4 Hardware Architecture
(continued)
4.12 JTAG Test Port (JTAG
0—1
)
(continued)
4.12.4 Boundary Scan
JTAG0 contains a full boundary-scan register as described in
Table 26
and JTAG1 contains a single-bit boundary-
scan register as described in
Table 27 on page 62
. As described in
Section 4.12.3
, JTAG0 and JTAG1 of multiple
DSP16410B devices can be chained together with full boundary-scan capabilities.
Table 26. JTAG0 Boundary-Scan Register
Cell
Type
Signal Name/
Function
ERTYPE
EXM
ESIZE
EREQN
ERDY
ED[15:0]
ED[15:0] direction control
ED[31:16]
ED[31:16] direction control
EACKN
ERWN[1:0]
EROMN
ERAMN
EION
EION, ERAMN, EROMN,
ERWN[1:0] 3-state control
EA[18:0]
EA[18:0] 3-state control
ESEG[3:0]
ESEG[3:0] 3-state control
ECKO and EACKN
3-state control
ECKO
SOD1 3-state control
SOD1
SID1
SCK1
Control
Cell
—
—
—
—
—
21
—
38
—
65
45
45
45
45
—
Cell
Type
Signal Name/
Function
IO1BIT[1] direction control
IO1BIT[1]
IO1BIT[2] direction control
IO1BIT[2]
IO1BIT[3] direction control
IO1BIT[3]
IO1BIT[4] direction control
IO1BIT[4]
IO1BIT[5] direction control
IO1BIT[5]
IO1BIT[6] direction control
IO1BIT[6]
IO1BIT[7] direction control
IO1BIT[7]
PADD[3:0]
Control
Cell
—
87
—
89
—
91
—
93
—
95
—
97
—
99
—
0
1
2
3
4
I
I
I
I
I
87
88
89
90
91
92
93
94
95
96
97
98
99
100
DC
I/O
DC
I/O
DC
I/O
DC
I/O
DC
I/O
DC
I/O
DC
I/O
I
20—5
21
37—22
38
39
41—40
42
43
44
45
I/O
DC
I/O
DC
O
O
O
O
O
OE
104—101
64—46
65
69—66
70
71
O
OE
O
OE
OE
65
—
70
—
—
105
106
107
108
109
I
I
I
I
I
PCSN
PRWN
PIDS
PODS
PRDYMD
—
—
—
—
—
72
73
74
75
76
O
OE
O
I
I
71
—
73
—
—
110
111
112
113
114
O
O
O
O
OE
PINT
PRDY
PIBF
POBE
114
114
114
114
—
PINT, PRDY, PIBF,
POBE 3-state control
PD[15:0]
PD[15:0] direction control
EYMODE
IO0BIT[0] direction control
IO0BIT[0]
IO0BIT[1] direction control
IO0BIT[1]
IO0BIT[2] direction control
IO0BIT[2]
IO0BIT[3] direction control
77
78
79
80
81
82
83
84
85
86
DC
I/O
DC
I/O
DC
I/O
DC
I/O
DC
I/O
SOFS1 direction control
SOFS1
SOCK1 direction control
SOCK1
SIFS1 direction control
SIFS1
SICK1 direction control
SICK1
IO1BIT[0] direction control
IO1BIT[0]
—
77
—
79
—
81
—
83
—
85
130—115
131
132
133
134
135
136
137
138
139
I/O
DC
I
DC
I/O
DC
I/O
DC
I/O
DC
131
—
—
—
132
—
134
—
136
—
Key to this column: I = input; OE = 3-state control cell; O = output; DC = bidirectional control cell; I/O = input/output.
There is no pin associated with this signal
.
This is a pad only and is not connected in the package.